Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

frontend/bist: small cleanup

This commit is contained in:
Florent Kermarrec 2016-12-17 19:22:56 +01:00
parent a613c49783
commit 0f151c5499
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
litedram/frontend/bist.py
View File

@ -72,6 +72,7 @@ class Counter(Module):
self.sync += self.o.eq(self.o + 1) self.sync += self.o.eq(self.o + 1)
@ResetInserter()
class _LiteDRAMBISTGenerator(Module): class _LiteDRAMBISTGenerator(Module):
def __init__(self, dram_port, random): def __init__(self, dram_port, random):
@ -144,7 +145,7 @@ class LiteDRAMBISTGenerator(Module, AutoCSR):
cd = dram_port.cd cd = dram_port.cd
core = ResetInserter()(_LiteDRAMBISTGenerator(dram_port, random)) core = _LiteDRAMBISTGenerator(dram_port, random)
self.submodules.core = ClockDomainsRenamer(cd)(core) self.submodules.core = ClockDomainsRenamer(cd)(core)
reset_sync = PulseSynchronizer("sys", cd) reset_sync = PulseSynchronizer("sys", cd)
@ -177,6 +178,7 @@ class LiteDRAMBISTGenerator(Module, AutoCSR):
] ]
@ResetInserter()
class _LiteDRAMBISTChecker(Module, AutoCSR): class _LiteDRAMBISTChecker(Module, AutoCSR):
def __init__(self, dram_port, random): def __init__(self, dram_port, random):
@ -285,7 +287,7 @@ class LiteDRAMBISTChecker(Module, AutoCSR):
cd = dram_port.cd cd = dram_port.cd
core = ResetInserter()(_LiteDRAMBISTChecker(dram_port, random)) core = _LiteDRAMBISTChecker(dram_port, random)
self.submodules.core = ClockDomainsRenamer(cd)(core) self.submodules.core = ClockDomainsRenamer(cd)(core)
reset_sync = PulseSynchronizer("sys", cd) reset_sync = PulseSynchronizer("sys", cd)