Hardware/litedram
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litedram.git synced 2025-01-04 09:52:25 -05:00
Code Issues Projects Releases Packages Wiki Activity

test: update

Browse source
This commit is contained in:
Florent Kermarrec 2018-09-06 11:10:20 +02:00
parent 7b61b68f68
commit 1fa73e4718
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
test/common.py
View file

@ -46,7 +46,7 @@ class DRAMMemory:
pending = 0 pending = 0
elif (yield dram_port.cmd.valid): elif (yield dram_port.cmd.valid):
pending = not (yield dram_port.cmd.we) pending = not (yield dram_port.cmd.we)
address = (yield dram_port.cmd.adr) address = (yield dram_port.cmd.addr)
if pending: if pending:
yield dram_port.cmd.ready.eq(1) yield dram_port.cmd.ready.eq(1)
yield yield
@ -72,7 +72,7 @@ class DRAMMemory:
yield yield
elif (yield dram_port.cmd.valid): elif (yield dram_port.cmd.valid):
pending = (yield dram_port.cmd.we) pending = (yield dram_port.cmd.we)
address = (yield dram_port.cmd.adr) address = (yield dram_port.cmd.addr)
if pending: if pending:
yield dram_port.cmd.ready.eq(1) yield dram_port.cmd.ready.eq(1)
yield yield