Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy/usddrphy: Add missing iteration on pads.clk when multiple ranks.

This commit is contained in:
Florent Kermarrec 2021-11-29 08:30:59 +01:00
parent 81d318aa46
commit 2113ecfba8
1 changed files with 40 additions and 39 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
litedram/phy/usddrphy.py
View File

@ -137,6 +137,7 @@ class USDDRPHY(Module, AutoCSR):
pads.sel_group(pads_group) pads.sel_group(pads_group)
# Clock -------------------------------------------------------------------------------- # Clock --------------------------------------------------------------------------------
for i in range(len(pads.clk_p)):
clk_o_nodelay = Signal() clk_o_nodelay = Signal()
clk_o_delayed = Signal() clk_o_delayed = Signal()
self.specials += [ self.specials += [
@ -172,8 +173,8 @@ class USDDRPHY(Module, AutoCSR):
), ),
Instance("OBUFDS", Instance("OBUFDS",
i_I = clk_o_delayed, i_I = clk_o_delayed,
o_O = pads.clk_p, o_O = pads.clk_p[i],
o_OB = pads.clk_n, o_OB = pads.clk_n[i],
) )
] ]