Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

frontend/avalon: Use same order on record connections (valid/ready/payload).

This commit is contained in:
Florent Kermarrec 2023-06-01 09:58:33 +02:00
parent 389ba8fc94
commit 3d016b2ad5
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
litedram/frontend/avalon.py
View File

@ -100,20 +100,20 @@ class LiteDRAMAvalonMM2Native(LiteXModule):
# Write Data-path.
# ----------------
self.comb += [
wdata_fifo.sink.valid.eq(avalon.write & ~avalon.waitrequest),
wdata_fifo.sink.payload.data.eq(avalon.writedata),
wdata_fifo.sink.payload.byteenable.eq(avalon.byteenable),
wdata_fifo.sink.valid.eq(avalon.write & ~avalon.waitrequest),
port.wdata.data.eq(wdata_fifo.source.payload.data),
port.wdata.we.eq(wdata_fifo.source.payload.byteenable),
port.wdata.valid.eq(wdata_fifo.source.valid),
wdata_fifo.source.ready.eq(port.wdata.ready),
port.wdata.data.eq(wdata_fifo.source.payload.data),
port.wdata.we.eq(wdata_fifo.source.payload.byteenable),
]
# Read Data-path.
# ---------------
self.comb += [
avalon.readdatavalid.eq(port.rdata.valid),
port.rdata.ready.eq(1),
avalon.readdata.eq(port.rdata.data),
avalon.readdatavalid.eq(port.rdata.valid),
]