Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test: update *_init.h reference

This commit is contained in:
Jędrzej Boczar 2021-06-28 15:37:42 +02:00
parent 377746bfd8
commit 43036c9576
3 changed files with 96 additions and 87 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

65
test/reference/ddr3_init.h
View File

@ -1,19 +1,20 @@
#ifndef __GENERATED_SDRAM_PHY_H #ifndef __GENERATED_SDRAM_PHY_H
#define __GENERATED_SDRAM_PHY_H #define __GENERATED_SDRAM_PHY_H
#include <hw/common.h> #include <hw/common.h>
#include <generated/csr.h> #include <generated/csr.h>
#define DFII_CONTROL_SEL 0x01 #define DFII_CONTROL_SEL 0x01
#define DFII_CONTROL_CKE 0x02 #define DFII_CONTROL_CKE 0x02
#define DFII_CONTROL_ODT 0x04 #define DFII_CONTROL_ODT 0x04
#define DFII_CONTROL_RESET_N 0x08 #define DFII_CONTROL_RESET_N 0x08
#define DFII_COMMAND_CS 0x01 #define DFII_COMMAND_CS 0x01
#define DFII_COMMAND_WE 0x02 #define DFII_COMMAND_WE 0x02
#define DFII_COMMAND_CAS 0x04 #define DFII_COMMAND_CAS 0x04
#define DFII_COMMAND_RAS 0x08 #define DFII_COMMAND_RAS 0x08
#define DFII_COMMAND_WRDATA 0x10 #define DFII_COMMAND_WRDATA 0x10
#define DFII_COMMAND_RDDATA 0x20 #define DFII_COMMAND_RDDATA 0x20
#define SDRAM_PHY_K7DDRPHY #define SDRAM_PHY_K7DDRPHY
#define SDRAM_PHY_XDR 2 #define SDRAM_PHY_XDR 2
@ -26,8 +27,8 @@
#define SDRAM_PHY_RDPHASE 1 #define SDRAM_PHY_RDPHASE 1
#define SDRAM_PHY_WRPHASE 2 #define SDRAM_PHY_WRPHASE 2
#define SDRAM_PHY_WRITE_LEVELING_CAPABLE #define SDRAM_PHY_WRITE_LEVELING_CAPABLE
#define SDRAM_PHY_WRITE_DQ_DQS_TRAINING_CAPABLE
#define SDRAM_PHY_WRITE_LATENCY_CALIBRATION_CAPABLE #define SDRAM_PHY_WRITE_LATENCY_CALIBRATION_CAPABLE
#define SDRAM_PHY_WRITE_DQ_DQS_TRAINING_CAPABLE
#define SDRAM_PHY_READ_LEVELING_CAPABLE #define SDRAM_PHY_READ_LEVELING_CAPABLE
#define SDRAM_PHY_MODULES (SDRAM_PHY_DATABITS/8) #define SDRAM_PHY_MODULES (SDRAM_PHY_DATABITS/8)
#define SDRAM_PHY_DELAYS 32 #define SDRAM_PHY_DELAYS 32
@ -37,45 +38,46 @@ void cdelay(int i);
__attribute__((unused)) static inline void command_p0(int cmd) __attribute__((unused)) static inline void command_p0(int cmd)
{ {
sdram_dfii_pi0_command_write(cmd); sdram_dfii_pi0_command_write(cmd);
sdram_dfii_pi0_command_issue_write(1); sdram_dfii_pi0_command_issue_write(1);
} }
__attribute__((unused)) static inline void command_p1(int cmd) __attribute__((unused)) static inline void command_p1(int cmd)
{ {
sdram_dfii_pi1_command_write(cmd); sdram_dfii_pi1_command_write(cmd);
sdram_dfii_pi1_command_issue_write(1); sdram_dfii_pi1_command_issue_write(1);
} }
__attribute__((unused)) static inline void command_p2(int cmd) __attribute__((unused)) static inline void command_p2(int cmd)
{ {
sdram_dfii_pi2_command_write(cmd); sdram_dfii_pi2_command_write(cmd);
sdram_dfii_pi2_command_issue_write(1); sdram_dfii_pi2_command_issue_write(1);
} }
__attribute__((unused)) static inline void command_p3(int cmd) __attribute__((unused)) static inline void command_p3(int cmd)
{ {
sdram_dfii_pi3_command_write(cmd); sdram_dfii_pi3_command_write(cmd);
sdram_dfii_pi3_command_issue_write(1); sdram_dfii_pi3_command_issue_write(1);
} }
#define DFII_PIX_DATA_SIZE CSR_SDRAM_DFII_PI0_WRDATA_SIZE #define DFII_PIX_DATA_SIZE CSR_SDRAM_DFII_PI0_WRDATA_SIZE
static inline unsigned long sdram_dfii_pix_wrdata_addr(int phase){ static inline unsigned long sdram_dfii_pix_wrdata_addr(int phase)
switch (phase) { {
case 0: return CSR_SDRAM_DFII_PI0_WRDATA_ADDR; switch (phase) {
case 0: return CSR_SDRAM_DFII_PI0_WRDATA_ADDR;
case 1: return CSR_SDRAM_DFII_PI1_WRDATA_ADDR; case 1: return CSR_SDRAM_DFII_PI1_WRDATA_ADDR;
case 2: return CSR_SDRAM_DFII_PI2_WRDATA_ADDR; case 2: return CSR_SDRAM_DFII_PI2_WRDATA_ADDR;
case 3: return CSR_SDRAM_DFII_PI3_WRDATA_ADDR; case 3: return CSR_SDRAM_DFII_PI3_WRDATA_ADDR;
default: return 0; default: return 0;
} }
} }
static inline unsigned long sdram_dfii_pix_rddata_addr(int phase)
static inline unsigned long sdram_dfii_pix_rddata_addr(int phase){ {
switch (phase) { switch (phase) {
case 0: return CSR_SDRAM_DFII_PI0_RDDATA_ADDR; case 0: return CSR_SDRAM_DFII_PI0_RDDATA_ADDR;
case 1: return CSR_SDRAM_DFII_PI1_RDDATA_ADDR; case 1: return CSR_SDRAM_DFII_PI1_RDDATA_ADDR;
case 2: return CSR_SDRAM_DFII_PI2_RDDATA_ADDR; case 2: return CSR_SDRAM_DFII_PI2_RDDATA_ADDR;
case 3: return CSR_SDRAM_DFII_PI3_RDDATA_ADDR; case 3: return CSR_SDRAM_DFII_PI3_RDDATA_ADDR;
default: return 0; default: return 0;
} }
} }
#define DDRX_MR_WRLVL_ADDRESS 1 #define DDRX_MR_WRLVL_ADDRESS 1
@ -124,4 +126,5 @@ static inline void init_sequence(void)
cdelay(200); cdelay(200);
} }
#endif
#endif /* __GENERATED_SDRAM_PHY_H */

63
test/reference/ddr4_init.h
View File

@ -1,19 +1,20 @@
#ifndef __GENERATED_SDRAM_PHY_H #ifndef __GENERATED_SDRAM_PHY_H
#define __GENERATED_SDRAM_PHY_H #define __GENERATED_SDRAM_PHY_H
#include <hw/common.h> #include <hw/common.h>
#include <generated/csr.h> #include <generated/csr.h>
#define DFII_CONTROL_SEL 0x01 #define DFII_CONTROL_SEL 0x01
#define DFII_CONTROL_CKE 0x02 #define DFII_CONTROL_CKE 0x02
#define DFII_CONTROL_ODT 0x04 #define DFII_CONTROL_ODT 0x04
#define DFII_CONTROL_RESET_N 0x08 #define DFII_CONTROL_RESET_N 0x08
#define DFII_COMMAND_CS 0x01 #define DFII_COMMAND_CS 0x01
#define DFII_COMMAND_WE 0x02 #define DFII_COMMAND_WE 0x02
#define DFII_COMMAND_CAS 0x04 #define DFII_COMMAND_CAS 0x04
#define DFII_COMMAND_RAS 0x08 #define DFII_COMMAND_RAS 0x08
#define DFII_COMMAND_WRDATA 0x10 #define DFII_COMMAND_WRDATA 0x10
#define DFII_COMMAND_RDDATA 0x20 #define DFII_COMMAND_RDDATA 0x20
#define SDRAM_PHY_USDDRPHY #define SDRAM_PHY_USDDRPHY
#define SDRAM_PHY_XDR 2 #define SDRAM_PHY_XDR 2
@ -36,45 +37,46 @@ void cdelay(int i);
__attribute__((unused)) static inline void command_p0(int cmd) __attribute__((unused)) static inline void command_p0(int cmd)
{ {
sdram_dfii_pi0_command_write(cmd); sdram_dfii_pi0_command_write(cmd);
sdram_dfii_pi0_command_issue_write(1); sdram_dfii_pi0_command_issue_write(1);
} }
__attribute__((unused)) static inline void command_p1(int cmd) __attribute__((unused)) static inline void command_p1(int cmd)
{ {
sdram_dfii_pi1_command_write(cmd); sdram_dfii_pi1_command_write(cmd);
sdram_dfii_pi1_command_issue_write(1); sdram_dfii_pi1_command_issue_write(1);
} }
__attribute__((unused)) static inline void command_p2(int cmd) __attribute__((unused)) static inline void command_p2(int cmd)
{ {
sdram_dfii_pi2_command_write(cmd); sdram_dfii_pi2_command_write(cmd);
sdram_dfii_pi2_command_issue_write(1); sdram_dfii_pi2_command_issue_write(1);
} }
__attribute__((unused)) static inline void command_p3(int cmd) __attribute__((unused)) static inline void command_p3(int cmd)
{ {
sdram_dfii_pi3_command_write(cmd); sdram_dfii_pi3_command_write(cmd);
sdram_dfii_pi3_command_issue_write(1); sdram_dfii_pi3_command_issue_write(1);
} }
#define DFII_PIX_DATA_SIZE CSR_SDRAM_DFII_PI0_WRDATA_SIZE #define DFII_PIX_DATA_SIZE CSR_SDRAM_DFII_PI0_WRDATA_SIZE
static inline unsigned long sdram_dfii_pix_wrdata_addr(int phase){ static inline unsigned long sdram_dfii_pix_wrdata_addr(int phase)
switch (phase) { {
case 0: return CSR_SDRAM_DFII_PI0_WRDATA_ADDR; switch (phase) {
case 0: return CSR_SDRAM_DFII_PI0_WRDATA_ADDR;
case 1: return CSR_SDRAM_DFII_PI1_WRDATA_ADDR; case 1: return CSR_SDRAM_DFII_PI1_WRDATA_ADDR;
case 2: return CSR_SDRAM_DFII_PI2_WRDATA_ADDR; case 2: return CSR_SDRAM_DFII_PI2_WRDATA_ADDR;
case 3: return CSR_SDRAM_DFII_PI3_WRDATA_ADDR; case 3: return CSR_SDRAM_DFII_PI3_WRDATA_ADDR;
default: return 0; default: return 0;
} }
} }
static inline unsigned long sdram_dfii_pix_rddata_addr(int phase)
static inline unsigned long sdram_dfii_pix_rddata_addr(int phase){ {
switch (phase) { switch (phase) {
case 0: return CSR_SDRAM_DFII_PI0_RDDATA_ADDR; case 0: return CSR_SDRAM_DFII_PI0_RDDATA_ADDR;
case 1: return CSR_SDRAM_DFII_PI1_RDDATA_ADDR; case 1: return CSR_SDRAM_DFII_PI1_RDDATA_ADDR;
case 2: return CSR_SDRAM_DFII_PI2_RDDATA_ADDR; case 2: return CSR_SDRAM_DFII_PI2_RDDATA_ADDR;
case 3: return CSR_SDRAM_DFII_PI3_RDDATA_ADDR; case 3: return CSR_SDRAM_DFII_PI3_RDDATA_ADDR;
default: return 0; default: return 0;
} }
} }
#define DDRX_MR_WRLVL_ADDRESS 1 #define DDRX_MR_WRLVL_ADDRESS 1
@ -138,4 +140,5 @@ static inline void init_sequence(void)
cdelay(200); cdelay(200);
} }
#endif
#endif /* __GENERATED_SDRAM_PHY_H */

51
test/reference/sdr_init.h
View File

@ -1,19 +1,20 @@
#ifndef __GENERATED_SDRAM_PHY_H #ifndef __GENERATED_SDRAM_PHY_H
#define __GENERATED_SDRAM_PHY_H #define __GENERATED_SDRAM_PHY_H
#include <hw/common.h> #include <hw/common.h>
#include <generated/csr.h> #include <generated/csr.h>
#define DFII_CONTROL_SEL 0x01 #define DFII_CONTROL_SEL 0x01
#define DFII_CONTROL_CKE 0x02 #define DFII_CONTROL_CKE 0x02
#define DFII_CONTROL_ODT 0x04 #define DFII_CONTROL_ODT 0x04
#define DFII_CONTROL_RESET_N 0x08 #define DFII_CONTROL_RESET_N 0x08
#define DFII_COMMAND_CS 0x01 #define DFII_COMMAND_CS 0x01
#define DFII_COMMAND_WE 0x02 #define DFII_COMMAND_WE 0x02
#define DFII_COMMAND_CAS 0x04 #define DFII_COMMAND_CAS 0x04
#define DFII_COMMAND_RAS 0x08 #define DFII_COMMAND_RAS 0x08
#define DFII_COMMAND_WRDATA 0x10 #define DFII_COMMAND_WRDATA 0x10
#define DFII_COMMAND_RDDATA 0x20 #define DFII_COMMAND_RDDATA 0x20
#define SDRAM_PHY_GENSDRPHY #define SDRAM_PHY_GENSDRPHY
#define SDRAM_PHY_XDR 1 #define SDRAM_PHY_XDR 1
@ -30,24 +31,25 @@ void cdelay(int i);
__attribute__((unused)) static inline void command_p0(int cmd) __attribute__((unused)) static inline void command_p0(int cmd)
{ {
sdram_dfii_pi0_command_write(cmd); sdram_dfii_pi0_command_write(cmd);
sdram_dfii_pi0_command_issue_write(1); sdram_dfii_pi0_command_issue_write(1);
} }
#define DFII_PIX_DATA_SIZE CSR_SDRAM_DFII_PI0_WRDATA_SIZE #define DFII_PIX_DATA_SIZE CSR_SDRAM_DFII_PI0_WRDATA_SIZE
static inline unsigned long sdram_dfii_pix_wrdata_addr(int phase){ static inline unsigned long sdram_dfii_pix_wrdata_addr(int phase)
switch (phase) { {
case 0: return CSR_SDRAM_DFII_PI0_WRDATA_ADDR; switch (phase) {
default: return 0; case 0: return CSR_SDRAM_DFII_PI0_WRDATA_ADDR;
} default: return 0;
}
} }
static inline unsigned long sdram_dfii_pix_rddata_addr(int phase)
static inline unsigned long sdram_dfii_pix_rddata_addr(int phase){ {
switch (phase) { switch (phase) {
case 0: return CSR_SDRAM_DFII_PI0_RDDATA_ADDR; case 0: return CSR_SDRAM_DFII_PI0_RDDATA_ADDR;
default: return 0; default: return 0;
} }
} }
static inline void init_sequence(void) static inline void init_sequence(void)
@ -93,4 +95,5 @@ static inline void init_sequence(void)
cdelay(200); cdelay(200);
} }
#endif
#endif /* __GENERATED_SDRAM_PHY_H */