Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

gw2ddrphy: Add TCLK_SOURCE on DQS's OSER4_MEM.

This commit is contained in:
Florent Kermarrec 2022-09-08 10:49:54 +02:00
parent ab9aec9129
commit 5b72d1a34a
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
litedram/phy/gw2ddrphy.py
View File

@ -319,6 +319,7 @@ class GW2DDRPHY(Module, AutoCSR):
dqs_o_oen = Signal() dqs_o_oen = Signal()
self.specials += [ self.specials += [
Instance("OSER4_MEM", Instance("OSER4_MEM",
p_TCLK_SOURCE = "DQSW",
i_RESET = ResetSignal("sys"), i_RESET = ResetSignal("sys"),
i_PCLK = ClockSignal("sys"), i_PCLK = ClockSignal("sys"),
i_FCLK = ClockSignal("sys2x"), i_FCLK = ClockSignal("sys2x"),