Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix DDR2 and below compilation failure

This commit is contained in:
2018-10-01 19:35:20 -04:00
parent 70516c40bf
commit 69eaf844e8
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
litedram/common.py
View File

@ -24,7 +24,10 @@ class PhySettings:
self.cl = cl self.cl = cl
self.read_latency = read_latency self.read_latency = read_latency
self.write_latency = write_latency self.write_latency = write_latency
self.cwl = cwl if cwl is None:
self.cwl = cl
else:
self.cwl = cwl
# Optional DDR3 electrical settings # Optional DDR3 electrical settings
def add_electrical_settings(self, rtt_nom, rtt_wr, ron): def add_electrical_settings(self, rtt_nom, rtt_wr, ron):