Hardware/litedram
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litedram.git synced 2025-01-04 09:52:25 -05:00
Code Issues Projects Releases Packages Wiki Activity

frontend/dma.py: Remove left-over rsv_level documentation

Browse source 
Was reworked in a previous commit and rsv_level didn't survive
This commit is contained in:
david-sawatzke 2024-10-31 18:07:40 +01:00 committed by GitHub
parent e96710f0dd
commit 84bc69492e
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 0 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
litedram/frontend/dma.py
View file

@ -46,9 +46,6 @@ class LiteDRAMDMAReader(Module, AutoCSR):
source : Record("data")
Source for DRAM word results from reading.
rsv_level: Signal()
FIFO reservation level counter
"""
def __init__(self, port, fifo_depth=16, fifo_buffered=False, with_csr=False):