common: add connect method to LiteDRAMNativePort and use it in adapter for identify converter.
This commit is contained in:
parent
06f7192fb6
commit
9c5ce52b88
|
@ -273,14 +273,13 @@ class LiteDRAMNativePort(Settings):
|
|||
def __init__(self, mode, address_width, data_width, clock_domain="sys", id=0):
|
||||
self.set_attributes(locals())
|
||||
|
||||
self.lock = Signal()
|
||||
self.flush = Signal()
|
||||
self.lock = Signal()
|
||||
|
||||
self.cmd = stream.Endpoint(cmd_description(address_width))
|
||||
self.wdata = stream.Endpoint(wdata_description(data_width))
|
||||
self.rdata = stream.Endpoint(rdata_description(data_width))
|
||||
|
||||
self.flush = Signal()
|
||||
|
||||
# retro-compatibility # FIXME: remove
|
||||
self.aw = self.address_width
|
||||
self.dw = self.data_width
|
||||
|
@ -300,6 +299,14 @@ class LiteDRAMNativePort(Settings):
|
|||
else:
|
||||
return self.cmd.addr[:cba_shift]
|
||||
|
||||
def connect(self, port):
|
||||
return [
|
||||
self.cmd.connect(port.cmd),
|
||||
self.wdata.connect(port.wdata),
|
||||
port.rdata.connect(self.rdata),
|
||||
port.flush.eq(self.flush),
|
||||
self.lock.eq(port.lock),
|
||||
]
|
||||
|
||||
class LiteDRAMNativeWritePort(LiteDRAMNativePort):
|
||||
def __init__(self, *args, **kwargs):
|
||||
|
|
|
@ -358,8 +358,4 @@ class LiteDRAMNativePortConverter(Module):
|
|||
self.submodules.converter = LiteDRAMNativePortUpConverter(port_from, port_to, reverse)
|
||||
else:
|
||||
# Identity
|
||||
self.comb += [
|
||||
port_from.cmd.connect(port_to.cmd),
|
||||
port_from.wdata.connect(port_to.wdata),
|
||||
port_to.rdata.connect(port_from.rdata)
|
||||
]
|
||||
self.comb += port_from.connect(port_to)
|
||||
|
|
Loading…
Reference in New Issue