Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

litedram_gen: Remove device limitation on GENSDRPHY/ECP5DDRPHY. 

By specifying FPGA device in .yml files for configs requiring  it.
This commit is contained in:
Florent Kermarrec 2021-07-02 09:15:42 +02:00
parent 317072a198
commit a11d1b870d
8 changed files with 13 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
examples/arty.yml
View File

@ -6,8 +6,8 @@
{
# General ------------------------------------------------------------------
"cpu": "vexriscv", # Type of CPU used for init/calib (vexriscv, lm32)
"speedgrade": -1, # FPGA speedgrade
"cpu": "vexriscv", # CPU type (ex vexriscv, serv, None)
"memtype": "DDR3", # DRAM type
# PHY ----------------------------------------------------------------------

2
examples/genesys2.yml
View File

@ -6,8 +6,8 @@
{
# General ------------------------------------------------------------------
"cpu": "vexriscv", # Type of CPU used for init/calib (vexriscv, lm32)
"speedgrade": -2, # FPGA speedgrade
"cpu": "vexriscv", # CPU type (ex vexriscv, serv, None)
"memtype": "DDR3", # DRAM type
# PHY ----------------------------------------------------------------------

2
examples/kcu105.yml
View File

@ -6,8 +6,8 @@
{
# General ------------------------------------------------------------------
"cpu": "vexriscv", # Type of CPU used for init/calib (vexriscv, lm32)
"speedgrade": -2, # FPGA speedgrade
"cpu": "vexriscv", # CPU type (ex vexriscv, serv, None)
"memtype": "DDR4", # DRAM type
# PHY ----------------------------------------------------------------------

2
examples/nexys4ddr.yml
View File

@ -6,8 +6,8 @@
{
# General ------------------------------------------------------------------
"cpu": "vexriscv", # Type of CPU used for init/calib (vexriscv, lm32)
"speedgrade": -1, # FPGA speedgrade
"cpu": "vexriscv", # CPU type (ex vexriscv, serv, None)
"memtype": "DDR2", # DRAM type
# PHY ----------------------------------------------------------------------

5
examples/ulx3s.yml
View File

@ -6,8 +6,9 @@
{
# General ------------------------------------------------------------------
"cpu": "serv", # Type of CPU used for init/calib.
"memtype": "SDR", # DRAM type.
"device": "LFE5U-45F-6BG381C", # FPGA device.
"cpu": "serv", # CPU type (ex vexriscv, serv, None)
"memtype": "SDR", # DRAM type
# PHY ----------------------------------------------------------------------
"sdram_module": "MT48LC16M16", # SDRAM modules of the board or SO-DIMM

5
examples/versa_ecp5.yml
View File

@ -6,8 +6,9 @@
{
# General ------------------------------------------------------------------
"cpu": "vexriscv", # Type of CPU used for init/calib (vexriscv, lm32)
"memtype": "DDR3", # DRAM type
"device": "LFE5UM5G-45F-8BG381C", # FPGA device.
"cpu": "vexriscv", # CPU type (ex vexriscv, serv, None)
"memtype": "SDR", # DRAM type
# PHY ----------------------------------------------------------------------
"sdram_module": "MT41K64M16", # SDRAM modules of the board or SO-DIMM

2
examples/xcu1525.yml
View File

@ -6,8 +6,8 @@
{
# General ------------------------------------------------------------------
"cpu": "vexriscv", # Type of CPU used for init/calib (vexriscv, lm32)
"speedgrade": -2, # FPGA speedgrade
"cpu": "vexriscv", # CPU type (ex vexriscv, serv, None)
"memtype": "DDR4", # DRAM type
# PHY ----------------------------------------------------------------------

4
litedram/gen.py
View File

@ -746,9 +746,9 @@ def main():
if args.sim:
platform = SimPlatform("", io=[])
elif core_config["sdram_phy"] in [litedram_phys.GENSDRPHY]:
platform = LatticePlatform("LFE5U-45F-6BG381C", io=[], toolchain="trellis") # FIXME: Allow other Vendors/Devices.
platform = LatticePlatform(core_config["device"], io=[], toolchain="trellis") # FIXME: Allow other Vendors.
elif core_config["sdram_phy"] in [litedram_phys.ECP5DDRPHY]:
platform = LatticePlatform("LFE5UM5G-45F-8BG381C", io=[], toolchain="trellis") # FIXME: Allow other Vendors/Devices.
platform = LatticePlatform(core_config["device"], io=[], toolchain="trellis")
elif core_config["sdram_phy"] in [litedram_phys.A7DDRPHY, litedram_phys.K7DDRPHY, litedram_phys.V7DDRPHY]:
platform = XilinxPlatform("", io=[], toolchain="vivado")
elif core_config["sdram_phy"] in [litedram_phys.USDDRPHY, litedram_phys.USPDDRPHY]: