Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

common/TXXDcontroller: set ready default value to 1 with self.comb instead of reset value 

Fix SDRAM build with Yosys
This commit is contained in:
Florent Kermarrec 2019-03-04 09:21:53 +01:00
parent cec35f3efd
commit a74d5c9d9e
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litedram/common.py
View File

@ -165,11 +165,12 @@ def cmd_request_rw_layout(a, ba):
class tXXDController(Module): class tXXDController(Module):
def __init__(self, txxd): def __init__(self, txxd):
self.valid = valid = Signal() self.valid = valid = Signal()
self.ready = ready = Signal(reset=1) self.ready = ready = Signal()
ready.attr.add("no_retiming") ready.attr.add("no_retiming")
# # # # # #
self.comb += self.ready.eq(1)
if txxd is not None: if txxd is not None:
count = Signal(max=max(txxd, 2)) count = Signal(max=max(txxd, 2))
self.sync += \ self.sync += \