Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

common/BitSlip: allow passing i/o signals as parameters.

This commit is contained in:
Florent Kermarrec 2020-10-08 16:56:22 +02:00
parent fcd1b2ca2b
commit c16628531a
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
litedram/common.py
View File

@ -117,9 +117,9 @@ class PHYPadsCombiner:
# BitSlip ------------------------------------------------------------------------------------------ # BitSlip ------------------------------------------------------------------------------------------
class BitSlip(Module): class BitSlip(Module):
def __init__(self, dw, rst=None, slp=None, cycles=1): def __init__(self, dw, i=None, o=None, rst=None, slp=None, cycles=1):
self.i = Signal(dw) self.i = Signal(dw) if i is None else i
self.o = Signal(dw) self.o = Signal(dw) if o is None else o
self.rst = Signal() if rst is None else rst self.rst = Signal() if rst is None else rst
self.slp = Signal() if slp is None else slp self.slp = Signal() if slp is None else slp