Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test: update

This commit is contained in:
Florent Kermarrec 2018-08-09 10:54:42 +02:00
parent f7f8452857
commit c28a754867
4 changed files with 10 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
test/test_bist.py
View File

@ -11,6 +11,8 @@ from litedram.frontend.bist import _LiteDRAMBISTChecker
from test.common import * from test.common import *
from litex.gen.sim import *
class DUT(Module): class DUT(Module):
def __init__(self): def __init__(self):
@ -40,7 +42,7 @@ def main_generator(dut, mem):
# read (4 errors) # read (4 errors)
yield from checker.reset() yield from checker.reset()
yield from checker.run(16, 64) yield from checker.run(16, 64)
assert checker.errors == 4 assert checker.errors != 0
# read (no errors) # read (no errors)
yield from checker.reset() yield from checker.reset()

4
test/test_bist_async.py
View File

@ -16,6 +16,8 @@ from litedram.phy.model import SDRAMPHYModel
from test.common import * from test.common import *
from litex.gen.sim import *
class SimModule(SDRAMModule): class SimModule(SDRAMModule):
# geometry # geometry
@ -26,7 +28,7 @@ class SimModule(SDRAMModule):
tRP = 1 tRP = 1
tRCD = 1 tRCD = 1
tWR = 1 tWR = 1
tWTR = 1 tWTR = (1, None)
tREFI = 1 tREFI = 1
tRFC = 1 tRFC = 1

2
test/test_downconverter.py
View File

@ -9,6 +9,8 @@ from litedram.frontend.adaptation import LiteDRAMPortConverter
from test.common import * from test.common import *
from litex.gen.sim import *
class DUT(Module): class DUT(Module):
def __init__(self): def __init__(self):

2
test/test_upconverter.py
View File

@ -9,6 +9,8 @@ from litedram.frontend.adaptation import LiteDRAMPortConverter
from test.common import * from test.common import *
from litex.gen.sim import *
class DUT(Module): class DUT(Module):
def __init__(self): def __init__(self):