Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

frontend/avalon: Decouple Cmd and Data-paths in BURST-WRITE (We don't need to wait that wdata_fifo is empty to return to Idle).

This commit is contained in:
Florent Kermarrec 2023-06-01 08:45:47 +02:00
parent cc434c407b
commit c3963a1887
1 changed files with 8 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
litedram/frontend/avalon.py
View File

@ -104,9 +104,9 @@ class LiteDRAMAvalonMM2Native(LiteXModule):
).Else( ).Else(
port.cmd.addr.eq(avalon.address - address_offset), port.cmd.addr.eq(avalon.address - address_offset),
port.cmd.we.eq(avalon.write), port.cmd.we.eq(avalon.write),
port.cmd.valid.eq(1), port.cmd.valid.eq(avalon.read | (avalon.write & wdata_fifo.sink.ready)),
port.cmd.last.eq(1), port.cmd.last.eq(1),
If(port.cmd.ready, If(port.cmd.valid & port.cmd.ready,
avalon.waitrequest.eq(0), avalon.waitrequest.eq(0),
If(port.cmd.we, If(port.cmd.we,
NextState("SINGLE-WRITE") NextState("SINGLE-WRITE")
@ -137,21 +137,16 @@ class LiteDRAMAvalonMM2Native(LiteXModule):
port.cmd.addr.eq(address), port.cmd.addr.eq(address),
port.cmd.we.eq(1), port.cmd.we.eq(1),
port.cmd.valid.eq(avalon.write & wdata_fifo.sink.ready), port.cmd.valid.eq(avalon.write & wdata_fifo.sink.ready),
port.cmd.last.eq(burst_count == 1),
If(port.cmd.valid & port.cmd.ready, If(port.cmd.valid & port.cmd.ready,
avalon.waitrequest.eq(0) avalon.waitrequest.eq(0),
), If(port.cmd.last,
If(burst_count > 0, NextState("IDLE")
If(port.cmd.valid & port.cmd.ready, ).Else(
NextValue(burst_count, burst_count - 1), NextValue(burst_count, burst_count - 1),
NextValue(address, address + burst_increment) NextValue(address, address + burst_increment)
) )
).Else( )
avalon.waitrequest.eq(1),
# Wait for the FIFO to be empty
If((~port.cmd.valid) & (~wdata_fifo.source.valid),
NextState("IDLE")
)
),
) )
fsm.act("BURST-READ", fsm.act("BURST-READ",