Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy/usddrphy: simplify dq_bitslip.o mapping.

This commit is contained in:
Florent Kermarrec 2020-09-30 11:41:43 +02:00
parent 6b0591920b
commit d06e2dda23
1 changed files with 2 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
litedram/phy/usddrphy.py
View File

@ -421,18 +421,8 @@ class USDDRPHY(Module, AutoCSR):
io_IO = pads.dq[i],
)
]
self.comb += [
dfi.phases[0].rddata[i].eq(dq_bitslip.o[0]),
dfi.phases[1].rddata[i].eq(dq_bitslip.o[2]),
dfi.phases[2].rddata[i].eq(dq_bitslip.o[4]),
dfi.phases[3].rddata[i].eq(dq_bitslip.o[6]),
dfi.phases[0].rddata[databits+i].eq(dq_bitslip.o[1]),
dfi.phases[1].rddata[databits+i].eq(dq_bitslip.o[3]),
dfi.phases[2].rddata[databits+i].eq(dq_bitslip.o[5]),
dfi.phases[3].rddata[databits+i].eq(dq_bitslip.o[7]),
]
for n in range(8):
self.comb += dfi.phases[n//2].rddata[n%2*databits+i].eq(dq_bitslip.o[n])
# Read Control Path ------------------------------------------------------------------------
# Creates a shift register of read commands coming from the DFI interface. This shift register