modules/ddr3: add IS43TR16128B_125K
This is the chip that is actually on my Arty A7 100T (there is no mention of this chip in the Arty reference, which claims it is MT41K128M16JT-125).
This commit is contained in:
parent
da68e21bad
commit
d1089701d4
|
@ -310,6 +310,19 @@ class K4B2G1646F(SDRAMModule):
|
||||||
speedgrade_timings["default"] = speedgrade_timings["1600"]
|
speedgrade_timings["default"] = speedgrade_timings["1600"]
|
||||||
|
|
||||||
|
|
||||||
|
class IS43TR16128B_125K(SDRAMModule):
|
||||||
|
memtype = "DDR3"
|
||||||
|
# geometry
|
||||||
|
nbanks = 8
|
||||||
|
nrows = 16384
|
||||||
|
ncols = 1024
|
||||||
|
# timings
|
||||||
|
technology_timings = _TechnologyTimings(tREFI=64e6/8192, tWTR=(4, 7.5), tCCD=(4, None), tRRD=(4, 6))
|
||||||
|
speedgrade_timings = {
|
||||||
|
"default": _SpeedgradeTimings(tRP=13.75, tRCD=13.75, tWR=15, tRFC=160, tFAW=(None, 40), tRAS=35),
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
# DDR3 (SO-DIMM)
|
# DDR3 (SO-DIMM)
|
||||||
class MT8JTF12864(SDRAMModule):
|
class MT8JTF12864(SDRAMModule):
|
||||||
memtype = "DDR3"
|
memtype = "DDR3"
|
||||||
|
|
Loading…
Reference in New Issue