Hardware/litedram
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litedram.git synced 2025-01-04 09:52:25 -05:00
Code Issues Projects Releases Packages Wiki Activity

Merge pull request #36 from JohnSully/timing_1

Browse source 
Fix failing timing
This commit is contained in:
enjoy-digital 2018-09-08 13:17:26 +02:00 committed by GitHub
commit d9c243037a
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
litedram/core/multiplexer.py
View file

@ -125,10 +125,10 @@ class tXXDController(Module):
# # #
if txxd is not None:
count = Signal(max=max(txxd, 2))
count = Signal(max=max(txxd+1, 2))
self.sync += \
If(valid,
count.eq(txxd - 1),
count.eq(txxd),
If((txxd - 1) == 0,
ready.eq(1)
).Else(