Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy/kusddrphy: revert dqs preamble/postamble since not working for continous transfer, will need a proper implementation

This commit is contained in:
Florent Kermarrec 2018-03-08 13:06:46 +01:00
parent 66d99a3e36
commit e6a99d9cbc
1 changed files with 2 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
litedram/phy/kusddrphy.py
View File

@ -117,8 +117,6 @@ class KUSDDRPHY(Module, AutoCSR):
# DQS and DM
oe_dqs = Signal()
oe_dqs_preamble = Signal()
oe_dqs_postamble = Signal()
dqs_serdes_pattern = Signal(8)
self.comb += \
If(self._wlevel_en.storage,
@ -128,13 +126,7 @@ class KUSDDRPHY(Module, AutoCSR):
dqs_serdes_pattern.eq(0b00000000)
)
).Else(
If(oe_dqs_preamble,
dqs_serdes_pattern.eq(0b01000000)
).Elif(oe_dqs_postamble,
dqs_serdes_pattern.eq(0b00000001)
).Else(
dqs_serdes_pattern.eq(0b01010101)
)
dqs_serdes_pattern.eq(0b01010101)
)
for i in range(databits//8):
dm_o_nodelay = Signal()
@ -321,12 +313,9 @@ class KUSDDRPHY(Module, AutoCSR):
wrphase = self.dfi.phases[self.settings.wrphase]
self.sync += last_wrdata_en.eq(Cat(wrphase.wrdata_en, last_wrdata_en[:3]))
self.comb += oe.eq(last_wrdata_en[1] | last_wrdata_en[2] | last_wrdata_en[3])
self.sync += [
oe_dqs_preamble.eq(last_wrdata_en[1]),
oe_dqs_postamble.eq(last_wrdata_en[3]),
self.sync += \
If(self._wlevel_en.storage,
oe_dqs.eq(1), oe_dq.eq(0)
).Else(
oe_dqs.eq(oe), oe_dq.eq(oe)
)
]