Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

frontend/dma: add description of fifo_buffered parameter

This commit is contained in:
Florent Kermarrec 2018-01-31 09:32:21 +01:00
parent 13d41f67ab
commit ec9ad2fc39
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litedram/frontend/dma.py
View File

@ -21,7 +21,7 @@ class LiteDRAMDMAReader(Module):
read requests can be outstanding at once). read requests can be outstanding at once).
fifo_buffered : bool fifo_buffered : bool
??? Implement FIFO in Block Ram.
Attributes Attributes
---------- ----------
@ -88,7 +88,7 @@ class LiteDRAMDMAWriter(Module):
requests can be outstanding at once). requests can be outstanding at once).
fifo_buffered : bool fifo_buffered : bool
??? Implement FIFO in Block Ram.
Attributes Attributes
---------- ----------