Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

dma: expose reservation level in the reader

This commit is contained in:
Ilia Sergachev 2019-07-05 09:57:13 +02:00
parent f018c9e268
commit f145287fdc
1 changed files with 7 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
litedram/frontend/dma.py
View File

@ -39,6 +39,9 @@ class LiteDRAMDMAReader(Module):
source : Record("data")
Source for DRAM word results from reading.
rsv_level: Signal()
FIFO reservation level counter
"""
def __init__(self, port, fifo_depth=16, fifo_buffered=False):
@ -74,15 +77,15 @@ class LiteDRAMDMAReader(Module):
# incremented when data is planned to be queued
# decremented when data is dequeued
data_dequeued = Signal()
rsv_level = Signal(max=fifo_depth+1)
self.rsv_level = Signal(max=fifo_depth+1)
self.sync += [
If(request_issued,
If(~data_dequeued, rsv_level.eq(rsv_level + 1))
If(~data_dequeued, self.rsv_level.eq(self.rsv_level + 1))
).Elif(data_dequeued,
rsv_level.eq(rsv_level - 1)
self.rsv_level.eq(self.rsv_level - 1)
)
]
self.comb += request_enable.eq(rsv_level != fifo_depth)
self.comb += request_enable.eq(self.rsv_level != fifo_depth)
# FIFO
fifo = stream.SyncFIFO([("data", port.data_width)], fifo_depth, fifo_buffered)