Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

lpddr4: remove old fixme comments

This commit is contained in:
Jędrzej Boczar 2021-03-24 11:19:12 +01:00
parent a64cb58753
commit f282d809d1
2 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litedram/phy/lpddr4/basephy.py
View File

@ -122,7 +122,7 @@ class LPDDR4PHY(Module, AutoCSR):
bitslip_cycles = 1 bitslip_cycles = 1
bitslip_range = 1 bitslip_range = 1
# Commands are sent over 4 DRAM clocks (sys8x) and we count cl/cwl from last bit # Commands are sent over 4 DRAM clocks (sys8x) and we count cl/cwl from last bit
cmd_latency = 4 # FIXME: or should it be 3? cmd_latency = 4
# Commands read from adapters are delayed on ConstBitSlips # Commands read from adapters are delayed on ConstBitSlips
ca_latency = 1 ca_latency = 1

3
litedram/phy/lpddr4/utils.py
View File

@ -61,8 +61,7 @@ class DQSPattern(Module):
self.comb += [ self.comb += [
self.o.eq(0b0101010101010101), self.o.eq(0b0101010101010101),
If(self.preamble, If(self.preamble,
# FIXME: using 2tCK write preamble, but it depends on mode registers self.o.eq(0b0101000001010101) # 2tCK write preamble
self.o.eq(0b0101000001010101)
), ),
If(self.postamble, If(self.postamble,
self.o.eq(0b0101010101010100) self.o.eq(0b0101010101010100)