Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/reference: update.

This commit is contained in:
Florent Kermarrec 2020-09-30 19:49:38 +02:00
parent c8f1e80215
commit f8ee596464
3 changed files with 8 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
test/reference/ddr3_init.h
View File

@ -19,8 +19,10 @@
#define SDRAM_PHY_XDR 2 #define SDRAM_PHY_XDR 2
#define SDRAM_PHY_DATABITS 64 #define SDRAM_PHY_DATABITS 64
#define SDRAM_PHY_PHASES 4 #define SDRAM_PHY_PHASES 4
#define SDRAM_PHY_CL 7
#define SDRAM_PHY_CWL 6
#define SDRAM_PHY_CMD_LATENCY 1 #define SDRAM_PHY_CMD_LATENCY 1
#define SDRAM_PHY_RDPHASE 1 #define SDRAM_PHY_RDPHASE 0
#define SDRAM_PHY_WRPHASE 1 #define SDRAM_PHY_WRPHASE 1
#define SDRAM_PHY_WRITE_LEVELING_CAPABLE #define SDRAM_PHY_WRITE_LEVELING_CAPABLE
#define SDRAM_PHY_READ_LEVELING_CAPABLE #define SDRAM_PHY_READ_LEVELING_CAPABLE

4
test/reference/ddr4_init.h
View File

@ -19,8 +19,10 @@
#define SDRAM_PHY_XDR 2 #define SDRAM_PHY_XDR 2
#define SDRAM_PHY_DATABITS 64 #define SDRAM_PHY_DATABITS 64
#define SDRAM_PHY_PHASES 4 #define SDRAM_PHY_PHASES 4
#define SDRAM_PHY_CL 9
#define SDRAM_PHY_CWL 9
#define SDRAM_PHY_CMD_LATENCY 1 #define SDRAM_PHY_CMD_LATENCY 1
#define SDRAM_PHY_RDPHASE 3 #define SDRAM_PHY_RDPHASE 2
#define SDRAM_PHY_WRPHASE 2 #define SDRAM_PHY_WRPHASE 2
#define SDRAM_PHY_WRITE_LEVELING_CAPABLE #define SDRAM_PHY_WRITE_LEVELING_CAPABLE
#define SDRAM_PHY_WRITE_LEVELING_REINIT #define SDRAM_PHY_WRITE_LEVELING_REINIT

2
test/reference/sdr_init.h
View File

@ -19,6 +19,8 @@
#define SDRAM_PHY_XDR 1 #define SDRAM_PHY_XDR 1
#define SDRAM_PHY_DATABITS 16 #define SDRAM_PHY_DATABITS 16
#define SDRAM_PHY_PHASES 1 #define SDRAM_PHY_PHASES 1
#define SDRAM_PHY_CL 2
#define SDRAM_PHY_CWL 2
#define SDRAM_PHY_RDPHASE 0 #define SDRAM_PHY_RDPHASE 0
#define SDRAM_PHY_WRPHASE 0 #define SDRAM_PHY_WRPHASE 0