8122209d9b
modules: add MT40A256M16
2020-02-26 15:48:10 +01:00
a753a3393d
Merge pull request #154 from antmicro/ddr4-sodimm
...
modules: add KVR21SE15S8/4 SO-DIMM
2020-02-26 15:16:22 +01:00
3b0ec8f996
modules: add KVR21SE15S8/4 SO-DIMM
2020-02-26 12:59:53 +01:00
752e006cf9
phy/usddrphy: add Ultrascale Plus support.
...
Similar to Ultrascale, but SIM_DEVICE needs to be changes to "ULTRASCALE_PLUS".
2020-02-25 10:36:56 +01:00
b8339886da
litedram_gen: add missing ECP5DDRPHY constant
2020-02-22 19:23:28 +01:00
87578dd2e3
Merge pull request #153 from antmicro/jboc/issue-151
...
test/benchmarks: add memtype to summary (#151 )
2020-02-20 14:00:27 +01:00
4f9d6e413f
Merge pull request #152 from antmicro/jboc/benchmark
...
Benchmarks: add timeout parameter
2020-02-20 14:00:06 +01:00
19cbf7d967
test/benchmarks: add memtype to summary ( #151 )
2020-02-20 13:36:49 +01:00
a5d2c09e8f
test: add benchmark timeout parameter
2020-02-20 09:33:09 +01:00
99e5356369
Merge pull request #150 from antmicro/jboc/latency-sorting
...
Benchmarks: fix wrong sorting in benchmarks summary (#149 )
2020-02-20 09:31:19 +01:00
07d2483481
litedram_gen: Limit SDRAM size exposed to the CPU to 16MB.
...
This is enough for the Initialization/Calibration and fixes the mapping issues
with large SDRAMs.
2020-02-20 09:29:38 +01:00
53d3a0a9c2
litedram_gen: cleanup ident/align, use dynamic CSRs.
2020-02-20 09:23:32 +01:00
247722d97e
test: fix wrong sorting in benchmarks summary
2020-02-20 09:20:38 +01:00
f1dba787f6
frontend/dma/LiteDRAMDMAWriter/add_csr: add missing sink.valid
2020-02-19 18:34:55 +01:00
ebaf612089
Merge pull request #148 from antmicro/jboc/benchmark
...
Benchmark: Print heartbeat message during runs in Travis CI
2020-02-19 14:31:33 +01:00
a27841199b
test: option to print heartbeat during benchmarks to avoid Travis timeouts
2020-02-19 13:08:04 +01:00
5fb2b011d8
Merge pull request #146 from antmicro/jboc/benchmark
...
Benchmarks: Generate HTML summary and deploy it from Travis
2020-02-18 13:26:20 +01:00
24d33d14d4
Merge pull request #144 from antmicro/sdram-verbosity-benchmark
...
test: add option to use sdram timing verifier in benchmarks
2020-02-17 14:55:58 +01:00
878b586c08
Merge pull request #143 from antmicro/addressing-fix
...
phy/model: fix memory addressing issues in some configurations
2020-02-17 14:55:24 +01:00
d14254124a
test: run benchmarks in Travis CI and deploy the results
2020-02-17 14:46:50 +01:00
f0be039a34
test: add option to use sdram timing verifier in benchmarks
2020-02-17 14:35:15 +01:00
b7ed91d9f0
test: suppress info log messages in benchmark runner
2020-02-17 13:14:52 +01:00
5719b77ae8
phy: use new BitSlip module with reduced latency (-1 sys_clk cycle)
2020-02-17 12:40:46 +01:00
d646e2a6a7
common: add BitSlip module (with reduced latency)
2020-02-17 12:40:06 +01:00
ef0086e720
phy/model: fix memory addressing issues in some configurations
2020-02-17 12:21:31 +01:00
c6cc0e068d
test: keep benchmark failures in data frame and filter out when needed
2020-02-17 09:07:13 +01:00
bba49f2df8
test: add generation of html benchmarks summary
2020-02-17 09:07:13 +01:00
9083822a74
phy/model: change timing checker parameter, use a verbosity parameter
2020-02-16 16:04:11 +01:00
95b827d435
Merge pull request #142 from antmicro/updated-trefi-verifier
...
Update tREFI verifier
2020-02-15 16:32:41 +01:00
0ba31d6d8e
frontend/bist: regroup random_data/random_addr in the same CSRStorage to keep software retro-compatibility
2020-02-15 16:24:59 +01:00
fc27b21a99
frontend/bist: fix LiteDRAMBISTChecker random_data/addr
2020-02-15 16:07:48 +01:00
e0b4278e6f
frontend/bist: set run to 1 by default to keep similar default behaviour than before adding run/ready.
2020-02-15 16:03:45 +01:00
13d0350436
phy/model: add refresh postponing checks
2020-02-14 16:12:22 +01:00
93e220741e
phy/model: check tREFI in 64ms time slices
...
This modifies the verifier to by default only check if overall average tREFI length was correct in a 64ms time slice.
Old method that enforces the delay between each REF command is now only used when verbose logging is enabled.
2020-02-14 14:59:34 +01:00
8a46b71411
phy/model: cleanup indent, avoid too long lines.
2020-02-13 17:25:37 +01:00
fc06a864e5
phy/model: use " instead of ' (as we are usually doing)
2020-02-13 17:02:55 +01:00
8594e12b3a
phy/model: update TODO
2020-02-13 16:57:47 +01:00
5d9b28aa10
Merge pull request #138 from antmicro/dfi-timings-checker
...
phy/model: add basic timing violation checker
2020-02-13 16:52:33 +01:00
94aaa06bce
phy/model: add option to disable timings checker and enable verbose output
2020-02-13 14:22:35 +01:00
d71764d47e
Merge pull request #141 from antmicro/jboc/benchmark
...
Benchmark: reduce disk usage when running benchmarks in parallel
2020-02-13 14:00:17 +01:00
804e74985c
phy/model: add basic timing violation checker
2020-02-13 13:54:27 +01:00
dd12a78587
test: reduce disk usage when running benchmarks in parallel
2020-02-13 10:30:48 +01:00
4febb2a6aa
Merge pull request #140 from antmicro/jboc/benchmark
...
Benchmark: use variable number of BIST generators/checkers
2020-02-12 16:56:31 +01:00
5cd33f490f
test: update benchmark configuration generator
2020-02-12 15:42:50 +01:00
4f613b5b00
test: add number of generators/checkers to benchmark runner, update metrics
2020-02-12 14:40:33 +01:00
edf4ddb2f2
test: add option to use multiple BIST generators/checkers
2020-02-12 14:40:33 +01:00
354139959a
fix: code formatting
2020-02-12 14:40:33 +01:00
38fe8a81dd
Merge pull request #139 from enjoy-digital/travis-ci
...
travis-ci: avoid use of conda (setup is simple enough to avoid it)
2020-02-12 10:47:18 +01:00
8316ed3a47
travis-ci: avoid use of conda (setup is simple enough to avoid it)
2020-02-12 10:28:37 +01:00
cd4e007a27
Merge pull request #128 from antmicro/linux-ci
...
Add simulations to Travis CI
2020-02-12 08:23:40 +01:00
Florent Kermarrec
Piotr Binkowski
Jędrzej Boczar