This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litedram
mirror of
https://github.com/enjoy-digital/litedram.git
Watch
1
Star
0
Fork
You've already forked litedram
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
74205979bd
litedram
/
litedram
History
Florent Kermarrec
07bf34d0e7
frontend/wishbone: revert non-FSM version, the FSM one does not seem to cover all cases.
2020-08-05 15:48:23 +02:00
..
core
frontend: rename adaptation to adapter.
2020-08-05 11:10:42 +02:00
frontend
frontend/wishbone: revert non-FSM version, the FSM one does not seem to cover all cases.
2020-08-05 15:48:23 +02:00
phy
phy/gensdrphy/HalfRateGENSDRPHY: review/simplify and reduce read_latency by 1.
2020-07-24 11:07:15 +02:00
__init__.py
update code, start bankmachine refactoring and remove old code (will be rewritten)
2015-09-15 10:22:39 +02:00
common.py
common: add connect method to LiteDRAMNativePort and use it in adapter for identify converter.
2020-08-05 12:17:25 +02:00
dfii.py
dfii: Really default to HW control
2020-06-10 16:06:46 +10:00
gen.py
litedram_gen/LiteDRAMUSDDRPHYCRG: remove AsyncResetSynchronizer on sys/sys4x (reset handled by USIDELAYCTRL).
2020-07-29 08:12:49 +02:00
init.py
Add support for TDQS mode.
2020-07-26 15:51:07 -07:00
modules.py
modules/spd: select tFAW_min_ck depending on page size
2020-06-02 12:19:38 +02:00