Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

liteeth/gen: update

This commit is contained in:
Florent Kermarrec 2020-02-11 21:45:46 +01:00
parent ddd0431373
commit 208bc095d9
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
liteeth/gen.py
View File

@ -210,13 +210,14 @@ class MACCore(PHYCore):
PHYCore.__init__(self, phy, clk_freq)
self.submodules.ethmac = LiteEthMAC(phy=self.ethphy, dw=32, interface="wishbone")
self.add_wb_slave(mem_decoder(self.mem_map["ethmac"]), self.ethmac.bus)
self.add_wb_slave(self.mem_map["ethmac"], self.ethmac.bus)
self.add_memory_region("ethmac", self.mem_map["ethmac"], 0x2000, type="io")
self.add_csr("ethmac")
class _WishboneBridge(Module):
def __init__(self, interface):
self.wishbone = interface
self.wishbone.data_width = 32
bridge = _WishboneBridge(self.platform.request("wishbone"))
self.submodules += bridge