Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy: Rename usp_1000basex to usp_gty_1000basex and update xcu1525.

This commit is contained in:
Florent Kermarrec 2023-06-13 16:33:22 +02:00
parent ee9d9e30e4
commit 263eb1244f
2 changed files with 8 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
bench/xcu1525.py
View File

@ -22,13 +22,12 @@ from litex.soc.interconnect.csr import *
from litex.soc.integration.soc_core import * from litex.soc.integration.soc_core import *
from litex.soc.integration.builder import * from litex.soc.integration.builder import *
from liteeth.phy.usp_1000basex import USP_1000BASEX from liteeth.phy.usp_gty_1000basex import USP_GTY_1000BASEX
# IOs ---------------------------------------------------------------------------------------------- # IOs ----------------------------------------------------------------------------------------------
_qsfp_io = [ _qsfp_io = [
# QSFP0 # QSFP0
("qsfp_fs", 0, Pins("AT20 AU22"), IOStandard("LVCMOS12")),
("qsfp", 0, ("qsfp", 0,
Subsignal("txp", Pins("N9")), Subsignal("txp", Pins("N9")),
Subsignal("txn", Pins("N8")), Subsignal("txn", Pins("N8")),
@ -72,10 +71,9 @@ class BenchSoC(SoCCore):
self.crg = _CRG(platform, sys_clk_freq) self.crg = _CRG(platform, sys_clk_freq)
# Etherbone -------------------------------------------------------------------------------- # Etherbone --------------------------------------------------------------------------------
self.ethphy = USP_1000BASEX(self.crg.cd_eth.clk, self.ethphy = USP_GTY_1000BASEX(self.crg.cd_eth.clk,
data_pads = self.platform.request("qsfp", 0), data_pads = self.platform.request("qsfp", 0),
sys_clk_freq = self.clk_freq) sys_clk_freq = self.clk_freq)
self.comb += self.platform.request("qsfp_fs").eq(0b01)
self.add_etherbone(phy=self.ethphy, buffer_depth=255) self.add_etherbone(phy=self.ethphy, buffer_depth=255)
# SRAM ------------------------------------------------------------------------------------- # SRAM -------------------------------------------------------------------------------------
@ -89,7 +87,6 @@ class BenchSoC(SoCCore):
) )
# Litescope -------------------------------------------------------------------------------- # Litescope --------------------------------------------------------------------------------
from litescope import LiteScopeAnalyzer from litescope import LiteScopeAnalyzer
analyzer_signals = self.ethphy.debug analyzer_signals = self.ethphy.debug
self.analyzer = LiteScopeAnalyzer(analyzer_signals, self.analyzer = LiteScopeAnalyzer(analyzer_signals,
@ -99,9 +96,6 @@ class BenchSoC(SoCCore):
) )
# Main --------------------------------------------------------------------------------------------- # Main ---------------------------------------------------------------------------------------------
def main(): def main():

6
liteeth/phy/usp_1000basex.py → liteeth/phy/usp_gty_1000basex.py
View File

@ -1,7 +1,7 @@
# #
# This file is part of LiteEth. # This file is part of LiteEth.
# #
# Copyright (c) 2019-2021 Florent Kermarrec <florent@enjoy-digital.fr> # Copyright (c) 2019-2023 Florent Kermarrec <florent@enjoy-digital.fr>
# Copyright (c) 2018 Sebastien Bourdeauducq <sb@m-labs.hk> # Copyright (c) 2018 Sebastien Bourdeauducq <sb@m-labs.hk>
# SPDX-License-Identifier: BSD-2-Clause # SPDX-License-Identifier: BSD-2-Clause
@ -16,9 +16,9 @@ from litex.gen import *
from liteeth.common import * from liteeth.common import *
from liteeth.phy.pcs_1000basex import * from liteeth.phy.pcs_1000basex import *
# USP_1000BASEX PHY --------------------------------------------------------------------------------- # USP_GTY_1000BASEX PHY ----------------------------------------------------------------------------
class USP_1000BASEX(LiteXModule): class USP_GTY_1000BASEX(LiteXModule):
# Configured for 200MHz transceiver reference clock. # Configured for 200MHz transceiver reference clock.
dw = 8 dw = 8
tx_clk_freq = 125e6 tx_clk_freq = 125e6