Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

core/mac/sram: fix code refactoring

This commit is contained in:
Florent Kermarrec 2018-09-17 09:10:59 +02:00
parent 5106bcdc0c
commit 3d868449e9
1 changed files with 6 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
liteeth/core/mac/sram.py
View File

@ -28,7 +28,6 @@ class LiteEthMACSRAMWriter(Module, AutoCSR):
# length computation # length computation
inc = Signal(3) inc = Signal(3)
inc_cases["default"] = inc.eq(4)
if endianness == "big": if endianness == "big":
self.comb += Case(sink.last_be, { self.comb += Case(sink.last_be, {
0b1000 : inc.eq(1), 0b1000 : inc.eq(1),
@ -213,17 +212,17 @@ class LiteEthMACSRAMReader(Module, AutoCSR):
if endianness == "big": if endianness == "big":
self.comb += If(last, self.comb += If(last,
Case(length_lsb, { Case(length_lsb, {
0 : source.last.be.eq(0b0001), 0 : source.last_be.eq(0b0001),
1 : source.last.be.eq(0b1000), 1 : source.last_be.eq(0b1000),
2 : source.last.be.eq(0b0100), 2 : source.last_be.eq(0b0100),
3 : source.last_be.eq(0b0010) 3 : source.last_be.eq(0b0010)
})) }))
else: else:
self.comb += If(last, self.comb += If(last,
Case(length_lsb, { Case(length_lsb, {
0 : source.last.be.eq(0b1000), 0 : source.last_be.eq(0b1000),
1 : source.last.be.eq(0b0001), 1 : source.last_be.eq(0b0001),
2 : source.last.be.eq(0b0010), 2 : source.last_be.eq(0b0010),
3 : source.last_be.eq(0b0100) 3 : source.last_be.eq(0b0100)
})) }))