Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

frontend/Etherbone: Use new LiteX's PacketFIFO.

This commit is contained in:
Florent Kermarrec 2021-07-15 18:07:15 +02:00
parent 2b237881d9
commit 43a2ea8118
1 changed files with 10 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
liteeth/frontend/etherbone.py
View File

@ -205,9 +205,11 @@ class LiteEthEtherboneRecordReceiver(Module):
# # #
# TODO: optimize ressources (no need to store parameters as datas)
fifo = stream.SyncFIFO(eth_etherbone_record_description(32), buffer_depth, buffered=True)
self.submodules += fifo
self.submodules.fifo = fifo = PacketFIFO(eth_etherbone_record_description(32),
payload_depth = buffer_depth,
param_depth = 1,
buffered = True
)
self.comb += sink.connect(fifo.sink)
base_addr = Signal(32, reset_less=True)
@ -279,9 +281,11 @@ class LiteEthEtherboneRecordSender(Module):
# # #
# TODO: optimize ressources (no need to store parameters as datas)
fifo = PacketFIFO(eth_etherbone_mmap_description(32), buffer_depth, buffered=True)
self.submodules += fifo
self.submodules.fifo = fifo = PacketFIFO(eth_etherbone_mmap_description(32),
payload_depth = buffer_depth,
param_depth = 1,
buffered = True
)
self.comb += sink.connect(fifo.sink)
self.submodules.fsm = fsm = FSM(reset_state="IDLE")