Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy/a7_1000basex: Switch txoutclk buffer to BUFG.

This commit is contained in:
Florent Kermarrec 2024-03-25 16:00:39 +01:00
parent 292551a0f1
commit 4af0c77371
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
liteeth/phy/a7_1000basex.py
View File

@ -702,7 +702,7 @@ class A7_1000BASEX(LiteXModule):
# Get 125MHz clocks back - the GTP is outputting 62.5MHz. # Get 125MHz clocks back - the GTP is outputting 62.5MHz.
txoutclk_rebuffer = Signal() txoutclk_rebuffer = Signal()
self.specials += Instance("BUFH", self.specials += Instance("BUFG",
i_I = self.txoutclk, i_I = self.txoutclk,
o_O = txoutclk_rebuffer o_O = txoutclk_rebuffer
) )