Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy/ecp5rgmii: remove p_DEL_MODE (not required since we specify DEL_VALUE).

This commit is contained in:
Florent Kermarrec 2020-11-23 12:16:07 +01:00
parent 06242564f7
commit 5247a2008a
1 changed files with 0 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
liteeth/phy/ecp5rgmii.py
View File

@ -32,7 +32,6 @@ class LiteEthPHYRGMIITX(Module):
i2 = sink.valid,
o = tx_ctl_oddrx1f),
Instance("DELAYG",
p_DEL_MODE = "SCLK_ALIGNED",
p_DEL_VALUE = 0,
i_A = tx_ctl_oddrx1f,
o_Z = pads.tx_ctl)
@ -45,7 +44,6 @@ class LiteEthPHYRGMIITX(Module):
i2 = sink.data[4+i],
o = tx_data_oddrx1f[i]),
Instance("DELAYG",
p_DEL_MODE = "SCLK_ALIGNED",
p_DEL_VALUE = 0,
i_A = tx_data_oddrx1f[i],
o_Z = pads.tx_data[i]
@ -89,7 +87,6 @@ class LiteEthPHYRGMIIRX(Module, AutoCSR):
self.specials += [
Instance("DELAYG",
p_DEL_MODE = "SCLK_ALIGNED",
p_DEL_VALUE = rx_delay_taps,
i_A = pads.rx_ctl,
o_Z = rx_ctl_delayf),
@ -104,7 +101,6 @@ class LiteEthPHYRGMIIRX(Module, AutoCSR):
for i in range(4):
self.specials += [
Instance("DELAYG",
p_DEL_MODE = "SCLK_ALIGNED",
p_DEL_VALUE = rx_delay_taps,
i_A = pads.rx_data[i],
o_Z = rx_data_delayf[i]),
@ -164,7 +160,6 @@ class LiteEthPHYRGMIICRG(Module, AutoCSR):
i2 = 0,
o = eth_tx_clk_o),
Instance("DELAYG",
p_DEL_MODE = "SCLK_ALIGNED",
p_DEL_VALUE = tx_delay_taps,
i_A = eth_tx_clk_o,
o_Z = clock_pads.tx)