Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

liteeth_gen: Disable wip Etherbone.

This commit is contained in:
Florent Kermarrec 2023-06-09 08:32:42 +02:00
parent 7f4df17615
commit 8f7a1bf5d4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
liteeth/gen.py
View File

@ -311,7 +311,7 @@ class UDPCore(PHYCore):
# Etherbone -------------------------------------------------------------------------------- # Etherbone --------------------------------------------------------------------------------
# /!\ WIP /!\ # /!\ WIP /!\
with_etherbone = True with_etherbone = False
if with_etherbone: if with_etherbone:
assert (data_width == 32) assert (data_width == 32)
self.submodules.etherbone = LiteEthEtherbone(self.core.udp, 1234, buffer_depth=16, cd="sys") self.submodules.etherbone = LiteEthEtherbone(self.core.udp, 1234, buffer_depth=16, cd="sys")