Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

bench/targets: increase buffer_depth to 256.

This commit is contained in:
Florent Kermarrec 2020-11-24 10:19:52 +01:00
parent ca4284f977
commit b1fd3e8092
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
bench/arty.py
View File

@ -42,7 +42,7 @@ class BenchSoC(SoCCore):
pads = self.platform.request("eth"),
with_hw_init_reset = False)
self.add_csr("ethphy")
self.add_etherbone(phy=self.ethphy)
self.add_etherbone(phy=self.ethphy, buffer_depth=256)
# SRAM -------------------------------------------------------------------------------------
self.add_ram("sram", 0x20000000, 0x1000)

2
bench/colorlight_5a_75b.py
View File

@ -43,7 +43,7 @@ class BenchSoC(SoCCore):
tx_delay = 0e-9,
with_hw_init_reset = False)
self.add_csr("ethphy")
self.add_etherbone(phy=self.ethphy)
self.add_etherbone(phy=self.ethphy, buffer_depth=256)
# SRAM -------------------------------------------------------------------------------------
self.add_ram("sram", 0x20000000, 0x1000)

2
bench/genesys2.py
View File

@ -42,7 +42,7 @@ class BenchSoC(SoCCore):
pads = self.platform.request("eth"),
with_hw_init_reset = False)
self.add_csr("ethphy")
self.add_etherbone(phy=self.ethphy)
self.add_etherbone(phy=self.ethphy, buffer_depth=256)
# SRAM -------------------------------------------------------------------------------------
self.add_ram("sram", 0x20000000, 0x1000)