Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

mac/core: Move preamble into switchable domain

This commit is contained in:
David Sawatzke 2021-08-08 17:44:24 +02:00
parent 688011f936
commit ef214571d5
1 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
liteeth/mac/core.py
View File

@ -37,6 +37,11 @@ class LiteEthMACCore(Module, AutoCSR):
self.submodules += ClockDomainsRenamer(cd_tx)(tx_gap_inserter) self.submodules += ClockDomainsRenamer(cd_tx)(tx_gap_inserter)
tx_pipeline += [tx_gap_inserter] tx_pipeline += [tx_gap_inserter]
if sys_data_path:
self.data_path_converter(tx_pipeline, rx_pipeline, core_dw, phy.dw, endianness)
cd_tx = cd_rx = "sys"
dw = core_dw
# Preamble / CRC # Preamble / CRC
if isinstance(phy, LiteEthPHYModel): if isinstance(phy, LiteEthPHYModel):
# In simulation, avoid CRC/Preamble to enable direct connection # In simulation, avoid CRC/Preamble to enable direct connection
@ -61,12 +66,6 @@ class LiteEthMACCore(Module, AutoCSR):
self.sync += If(self.ps_preamble_error.o, self.sync += If(self.ps_preamble_error.o,
self.preamble_errors.status.eq(self.preamble_errors.status + 1)), self.preamble_errors.status.eq(self.preamble_errors.status + 1)),
if sys_data_path:
self.data_path_converter(tx_pipeline, rx_pipeline, core_dw, phy.dw, endianness)
cd_tx = cd_rx = "sys"
dw = core_dw
if not isinstance(phy, LiteEthPHYModel) and with_preamble_crc:
# CRC insert/check # CRC insert/check
crc32_inserter = BufferizeEndpoints({"sink": DIR_SINK})(crc.LiteEthMACCRC32Inserter(eth_phy_description(dw))) crc32_inserter = BufferizeEndpoints({"sink": DIR_SINK})(crc.LiteEthMACCRC32Inserter(eth_phy_description(dw)))
crc32_checker = BufferizeEndpoints({"sink": DIR_SINK})(crc.LiteEthMACCRC32Checker(eth_phy_description(dw))) crc32_checker = BufferizeEndpoints({"sink": DIR_SINK})(crc.LiteEthMACCRC32Checker(eth_phy_description(dw)))