update litex uart

This commit is contained in:
Florent Kermarrec 2017-04-19 10:39:52 +02:00
parent 62acb5df52
commit f6d8ddbba0
1 changed files with 1 additions and 1 deletions

View File

@ -4,7 +4,7 @@ from litex.build.xilinx.vivado import XilinxVivadoToolchain
from litex.soc.interconnect import wishbone from litex.soc.interconnect import wishbone
from litex.soc.integration.soc_core import SoCCore from litex.soc.integration.soc_core import SoCCore
from litex.soc.cores.uart.bridge import UARTWishboneBridge from litex.soc.cores.uart import UARTWishboneBridge
from liteeth.common import * from liteeth.common import *
from liteeth.phy import LiteEthPHY from liteeth.phy import LiteEthPHY