This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
liteeth
mirror of
https://github.com/enjoy-digital/liteeth.git
Watch
1
Star
0
Fork
You've already forked liteeth
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
251270665f
liteeth
/
liteeth
History
Christoph Mayer
251270665f
LiteEthStream2UDPTX: remove extra SyncFIFO
2022-11-05 21:01:42 +01:00
..
core
liteeth/core: Expose IP broadcast capability.
2022-06-27 15:46:23 +02:00
frontend
LiteEthStream2UDPTX: remove extra SyncFIFO
2022-11-05 21:01:42 +01:00
mac
phy/xgmii: handle IFG insertion in PHY, support deficit idle count
2021-11-17 20:50:06 +01:00
phy
phy/titaniumrgmii: Switch tx_ctl to IO primitive (similar to tx_data) and fix cd_eth_tx reset.
2022-07-08 12:16:09 +02:00
software
software/dissector: merge bit.lua/etherbone.lua in a single script and enable dissector on UDP port 1234 (LiteX's default).
2020-11-24 19:40:18 +01:00
__init__.py
init repo
2015-09-07 13:29:34 +02:00
common.py
frontend/stream: Add packet support and remove send_level.
2022-07-29 14:58:25 +02:00
crossbar.py
crossbar/LiteEthCrossbar: Allow dispatch_param to be a Signal to allow dynamic configuration from design.
2022-01-26 10:51:07 +01:00
gen.py
liteeth_gen: Use fixed CSR mapping to avoid moving base addresses with LiteX changes/simplifications.
2022-10-24 09:10:24 +02:00
packet.py
packet.py: fix typo in Packetizer
2022-04-19 01:15:10 +02:00