Hardware
/
litescope
mirror of https://github.com/enjoy-digital/litescope.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

core/_Storage: Simplify/Fix w_conv.sink.data assignement. 

- Constant(0, pads_bits) breaks cases where pads_bits==0.
- Assignement of MSBs to 0 is implicit.
This commit is contained in:
Florent Kermarrec 2022-03-14 09:53:42 +01:00
parent df23b3f8cd
commit 13813457d7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litescope/core.py
View File

@ -227,7 +227,7 @@ class _Storage(Module, AutoCSR):
pad_bits = - data_width % read_width pad_bits = - data_width % read_width
self.submodules.w_conv = w_conv = stream.Converter(data_width + pad_bits, read_width) self.submodules.w_conv = w_conv = stream.Converter(data_width + pad_bits, read_width)
self.comb += [ self.comb += [
self.w_conv.sink.data.eq(Cat(cdc.source.data, Constant(0, pad_bits))), self.w_conv.sink.data.eq(cdc.source.data),
self.w_conv.sink.valid.eq(cdc.source.valid), self.w_conv.sink.valid.eq(cdc.source.valid),
cdc.source.ready.eq(self.w_conv.sink.ready), cdc.source.ready.eq(self.w_conv.sink.ready),
] ]