mirror of
https://github.com/enjoy-digital/litescope.git
synced 2025-01-04 09:52:27 -05:00
test: use csr write/read functions and switch to python unittest
This commit is contained in:
Florent Kermarrec
parent
238e5ffcc2
commit
795d70011b
5 changed files with 73 additions and 79 deletions
|
|
@ -3,18 +3,9 @@ PYTHON = python3
|
|||
|
||||
CMD = PYTHONPATH=$(COREDIR) $(PYTHON)
|
||||
|
||||
dump_tb:
|
||||
$(CMD) dump_tb.py
|
||||
|
||||
analyzer_tb:
|
||||
$(PYTHON) analyzer_tb.py
|
||||
|
||||
example_designs:
|
||||
cd ../example_designs && $(PYTHON) make.py -t simple -p de0nano -Ob run False build-bitstream
|
||||
cd ../example_designs && $(PYTHON) make.py -t simple -p kc705 -Ob run False build-bitstream
|
||||
cd ../example_designs && $(PYTHON) make.py -t core build-core
|
||||
|
||||
all: dump_tb analyzer_tb example_designs
|
||||
|
||||
clean:
|
||||
rm -f dump.*
|
||||
all: example_designs
|
||||
|
|
|
|||
|
|
@ -1,45 +0,0 @@
|
|||
#!/usr/bin/env python3
|
||||
from litex.gen import *
|
||||
|
||||
from litescope import LiteScopeAnalyzer
|
||||
|
||||
class TB(Module):
|
||||
def __init__(self):
|
||||
counter = Signal(16)
|
||||
self.sync += counter.eq(counter + 1)
|
||||
|
||||
self.submodules.analyzer = LiteScopeAnalyzer(counter, 512)
|
||||
|
||||
def main_generator(dut):
|
||||
yield dut.analyzer.frontend.trigger.value.storage.eq(0x0080)
|
||||
yield dut.analyzer.frontend.trigger.mask.storage.eq(0xfff0)
|
||||
yield dut.analyzer.frontend.subsampler.value.storage.eq(2)
|
||||
yield
|
||||
yield dut.analyzer.storage.length.storage.eq(256)
|
||||
yield dut.analyzer.storage.offset.storage.eq(8)
|
||||
for i in range(16):
|
||||
yield
|
||||
yield dut.analyzer.storage.start.re.eq(1)
|
||||
yield
|
||||
yield dut.analyzer.storage.start.re.eq(0)
|
||||
yield
|
||||
while not (yield dut.analyzer.storage.idle.status):
|
||||
yield
|
||||
data = []
|
||||
while (yield dut.analyzer.storage.mem_valid.status):
|
||||
data.append((yield dut.analyzer.storage.mem_data.status))
|
||||
yield dut.analyzer.storage.mem_ready.re.eq(1)
|
||||
yield dut.analyzer.storage.mem_ready.r.eq(1)
|
||||
yield
|
||||
yield dut.analyzer.storage.mem_ready.re.eq(0)
|
||||
yield dut.analyzer.storage.mem_ready.r.eq(0)
|
||||
yield
|
||||
|
||||
print(data)
|
||||
print(len(data))
|
||||
|
||||
if __name__ == "__main__":
|
||||
tb = TB()
|
||||
generators = {"sys" : [main_generator(tb)]}
|
||||
clocks = {"sys": 10}
|
||||
run_simulation(tb, generators, clocks, vcd_name="sim.vcd")
|
||||
|
|
@ -1,24 +0,0 @@
|
|||
from litescope.software.dump import *
|
||||
|
||||
print("creating dump...")
|
||||
dump = Dump()
|
||||
for i in range(4):
|
||||
dump.add(DumpVariable("foo"+str(i), 2**i, [j for j in range(256)]))
|
||||
pi = 3.1415
|
||||
from math import cos, sin
|
||||
dump.add(DumpVariable("sinus", 8, [128+128*sin(j/(2*pi*16)) for j in range(1024)]))
|
||||
dump.add(DumpVariable("cosinus", 8, [128+128*cos(j/(2*pi*16)) for j in range(1024)]))
|
||||
|
||||
print("csv export test")
|
||||
CSVDump(dump).write("dump.csv")
|
||||
|
||||
print("python export test...")
|
||||
PythonDump(dump).write("dump.py")
|
||||
|
||||
print("sigrok export/import test...")
|
||||
SigrokDump(dump).write("dump.sr")
|
||||
SigrokDump(dump).read("dump.sr")
|
||||
SigrokDump(dump).write("dump.sr")
|
||||
|
||||
print("vcd export test...")
|
||||
VCDDump(dump).write("dump.vcd")
|
||||
44
test/test_analyzer.py
Normal file
44
test/test_analyzer.py
Normal file
|
|
@ -0,0 +1,44 @@
|
|||
import unittest
|
||||
|
||||
from litex.gen import *
|
||||
|
||||
from litescope import LiteScopeAnalyzer
|
||||
|
||||
|
||||
class DUT(Module):
|
||||
def __init__(self):
|
||||
counter = Signal(16)
|
||||
self.sync += counter.eq(counter + 1)
|
||||
|
||||
self.submodules.analyzer = LiteScopeAnalyzer(counter, 512)
|
||||
|
||||
|
||||
def main_generator(dut):
|
||||
yield from dut.analyzer.frontend.trigger.value.write(0x0080)
|
||||
yield from dut.analyzer.frontend.trigger.mask.write(0xfff0)
|
||||
yield from dut.analyzer.frontend.subsampler.value.write(2)
|
||||
yield
|
||||
yield from dut.analyzer.storage.length.write(256)
|
||||
yield from dut.analyzer.storage.offset.write(8)
|
||||
for i in range(16):
|
||||
yield
|
||||
yield from dut.analyzer.storage.start.write(1)
|
||||
yield
|
||||
while not (yield from dut.analyzer.storage.idle.read()):
|
||||
yield
|
||||
data = []
|
||||
while (yield from dut.analyzer.storage.mem_valid.read()):
|
||||
data.append((yield from dut.analyzer.storage.mem_data.read()))
|
||||
yield from dut.analyzer.storage.mem_ready.write(1)
|
||||
yield
|
||||
|
||||
print(data)
|
||||
print(len(data))
|
||||
|
||||
|
||||
class TestAnalyzer(unittest.TestCase):
|
||||
def test(self):
|
||||
dut = DUT()
|
||||
generators = {"sys" : [main_generator(dut)]}
|
||||
clocks = {"sys": 10}
|
||||
run_simulation(dut, generators, clocks, vcd_name="sim.vcd")
|
||||
28
test/test_dump.py
Normal file
28
test/test_dump.py
Normal file
|
|
@ -0,0 +1,28 @@
|
|||
import unittest
|
||||
|
||||
from litescope.software.dump import *
|
||||
|
||||
class TestDump(unittest.TestCase):
|
||||
def test(self):
|
||||
print("creating dump...")
|
||||
dump = Dump()
|
||||
for i in range(4):
|
||||
dump.add(DumpVariable("foo"+str(i), 2**i, [j for j in range(256)]))
|
||||
pi = 3.1415
|
||||
from math import cos, sin
|
||||
dump.add(DumpVariable("sinus", 8, [128+128*sin(j/(2*pi*16)) for j in range(1024)]))
|
||||
dump.add(DumpVariable("cosinus", 8, [128+128*cos(j/(2*pi*16)) for j in range(1024)]))
|
||||
|
||||
print("csv export test")
|
||||
CSVDump(dump).write("dump.csv")
|
||||
|
||||
print("python export test...")
|
||||
PythonDump(dump).write("dump.py")
|
||||
|
||||
print("sigrok export/import test...")
|
||||
SigrokDump(dump).write("dump.sr")
|
||||
SigrokDump(dump).read("dump.sr")
|
||||
SigrokDump(dump).write("dump.sr")
|
||||
|
||||
print("vcd export test...")
|
||||
VCDDump(dump).write("dump.vcd")
|
||||
Loading…
Reference in a new issue