example_designs/targets/core: use new Pins from LiteX (allow int parameters)
This commit is contained in:
parent
577d83dc80
commit
92c7af04db
|
@ -15,13 +15,13 @@ from litescope.frontend.logic_analyzer import LiteScopeLogicAnalyzer
|
||||||
|
|
||||||
|
|
||||||
_io = [
|
_io = [
|
||||||
("sys_clk", 0, Pins("X")),
|
("sys_clk", 0, Pins(1)),
|
||||||
("sys_rst", 1, Pins("X")),
|
("sys_rst", 1, Pins(1)),
|
||||||
("serial", 0,
|
("serial", 0,
|
||||||
Subsignal("tx", Pins("X")),
|
Subsignal("tx", Pins(1)),
|
||||||
Subsignal("rx", Pins("X")),
|
Subsignal("rx", Pins(1)),
|
||||||
),
|
),
|
||||||
("bus", 0, Pins(" ".join(["X" for i in range(128)])))
|
("bus", 0, Pins(128))
|
||||||
]
|
]
|
||||||
|
|
||||||
class CorePlatform(XilinxPlatform):
|
class CorePlatform(XilinxPlatform):
|
||||||
|
|
Loading…
Reference in New Issue