litex-boards/litex_boards/platforms/fomu_hacker.py

78 lines
2.5 KiB
Python
Raw Normal View History

#
# This file is part of LiteX-Boards.
#
# Copyright (c) 2019 Tom Keddie <git@bronwenandtom.com>
# SPDX-License-Identifier: BSD-2-Clause
# Fomu Hacker board:
# - Design files: https://github.com/im-tomu/fomu-hardware/tree/master/hacker/releases/v0.0-19-g154fecc
2019-06-05 12:45:38 -04:00
from litex.build.generic_platform import *
from litex.build.lattice import LatticePlatform
from litex.build.lattice.programmer import IceStormProgrammer
# IOs ----------------------------------------------------------------------------------------------
2019-06-05 12:45:38 -04:00
_io = [
# Clk / Rst
("clk48", 0, Pins("F5"), IOStandard("LVCMOS33")),
# Leds
("user_led_n", 0, Pins("A5"), IOStandard("LVCMOS33")),
2019-06-05 12:45:38 -04:00
("rgb_led", 0,
Subsignal("r", Pins("C5")),
Subsignal("g", Pins("B5")),
Subsignal("b", Pins("A5")),
IOStandard("LVCMOS33")
),
# Buttons
("user_touch_n", 0, Pins("F4"), IOStandard("LVCMOS33")),
("user_touch_n", 1, Pins("E5"), IOStandard("LVCMOS33")),
("user_touch_n", 2, Pins("E4"), IOStandard("LVCMOS33")),
("user_touch_n", 3, Pins("F2"), IOStandard("LVCMOS33")),
2019-06-05 12:45:38 -04:00
# USB
2019-06-05 12:45:38 -04:00
("usb", 0,
Subsignal("d_p", Pins("A4")),
Subsignal("d_n", Pins("A2")),
Subsignal("pullup", Pins("D5")),
IOStandard("LVCMOS33")
),
# SPIFlash
2019-06-05 12:45:38 -04:00
("spiflash", 0,
Subsignal("cs_n", Pins("C1"), IOStandard("LVCMOS33")),
Subsignal("clk", Pins("D1"), IOStandard("LVCMOS33")),
2019-06-05 12:45:38 -04:00
Subsignal("mosi", Pins("F1"), IOStandard("LVCMOS33")),
Subsignal("miso", Pins("E1"), IOStandard("LVCMOS33")),
),
("spiflash4x", 0,
Subsignal("cs_n", Pins("C1"), IOStandard("LVCMOS33")),
Subsignal("clk", Pins("D1"), IOStandard("LVCMOS33")),
Subsignal("dq", Pins("F1 E1"), IOStandard("LVCMOS33")),
),
2019-06-05 12:45:38 -04:00
]
# Connectors ---------------------------------------------------------------------------------------
2019-06-05 12:45:38 -04:00
_connectors = [
("touch_pins", "F4 E5 E4 F2"),
2019-06-05 12:45:38 -04:00
]
# Platform -----------------------------------------------------------------------------------------
2019-06-05 12:45:38 -04:00
class Platform(LatticePlatform):
2020-04-09 14:02:02 -04:00
default_clk_name = "clk48"
default_clk_period = 1e9/48e6
2019-06-05 12:45:38 -04:00
def __init__(self):
LatticePlatform.__init__(self, "ice40-up5k-uwg30", _io, _connectors, toolchain="icestorm")
2019-06-05 12:45:38 -04:00
def create_programmer(self):
return IceStormProgrammer()
def do_finalize(self, fragment):
LatticePlatform.do_finalize(self, fragment)
self.add_period_constraint(self.lookup_request("clk48", loose=True), 1e9/48e6)