Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #130 from antmicro/fix-zybo-clock-pin 

zybo_z7: fix clock pin constraint
This commit is contained in:
enjoy-digital 2020-12-07 17:13:40 +01:00 committed by GitHub
parent 26d3b57243 f66860c201
commit 0b8a01f929
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex_boards/platforms/zybo_z7.py
View File

@ -11,7 +11,7 @@ from litex.build.xilinx import XilinxPlatform, VivadoProgrammer
_io = [ _io = [
# Clk / Rst # Clk / Rst
("clk125", 0, Pins("L16"), IOStandard("LVCMOS33")), ("clk125", 0, Pins("K17"), IOStandard("LVCMOS33")),
# Leds # Leds
("user_led", 0, Pins("M14"), IOStandard("LVCMOS33")), ("user_led", 0, Pins("M14"), IOStandard("LVCMOS33")),