Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

siglent_sds1104xe: Update Ethernet/Etherbone integration.

This commit is contained in:
Florent Kermarrec 2023-11-10 18:57:42 +01:00
parent 42f93f2d7c
commit 1969b4f6d3
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
litex_boards/targets/siglent_sds1104xe.py
View File

@ -102,7 +102,8 @@ class BaseSoC(SoCCore):
# Ethernet PHY
self.ethphy = LiteEthPHYMII(
clock_pads = self.platform.request("eth_clocks"),
pads = self.platform.request("eth"))
pads = self.platform.request("eth"),
)
# Etherbone.
self.add_etherbone(
@ -111,10 +112,11 @@ class BaseSoC(SoCCore):
mac_address = 0x10e2d5000001,
data_width = 8,
interface = "hybrid",
endianness = self.cpu.endianness)
endianness = self.cpu.endianness
)
# Software Interface.
ethmac = self.get_module("ethcore_etherbone").mac
self.ethmac = ethmac = self.get_module("ethcore_etherbone").mac
ethmac_region_size = (ethmac.rx_slots.constant + ethmac.tx_slots.constant)*ethmac.slot_size.constant
ethmac_region = SoCRegion(origin=self.mem_map.get("ethmac", None), size=ethmac_region_size, cached=False)
self.bus.add_slave(name="ethmac", slave=ethmac.bus, region=ethmac_region)