Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #392 from hansfbaier/enclustra-mercury-fixes 

enclustra_mercury_kx2: add clk100, leds, base board serial, DDR3 termination
This commit is contained in:
enjoy-digital 2022-05-20 22:09:23 +02:00 committed by GitHub
parent 64773b4085 2214c7baec
commit 28c2803ee9
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 42 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

54
litex_boards/platforms/enclustra_mercury_kx2.py
View File

@ -19,16 +19,24 @@ _io = [
("cpu_reset_n", 0, Pins("G9"), IOStandard("LVCMOS25")), ("cpu_reset_n", 0, Pins("G9"), IOStandard("LVCMOS25")),
# Leds # Leds
("user_led", 0, Pins("U9"), IOStandard("LVCMOS15")), ("user_led", 0, Pins("U9"), IOStandard("LVCMOS15"), Misc("SLEW=SLOW")),
("user_led", 1, Pins("V12"), IOStandard("LVCMOS15")), ("user_led", 1, Pins("V12"), IOStandard("LVCMOS15"), Misc("SLEW=SLOW")),
#("user_led", 2, Pins("V13"), IOStandard("LVCMOS15")), ("user_led", 2, Pins("V13"), IOStandard("LVCMOS15"), Misc("SLEW=SLOW")),
#("user_led", 3, Pins("W13"), IOStandard("LVCMOS15")), ("user_led", 3, Pins("W13"), IOStandard("LVCMOS15"), Misc("SLEW=SLOW")),
# Serial # The Serial which connects to the second UART
# of the FTDI on the base board (first FTDI port is JTAG)
("serial", 0, ("serial", 0,
Subsignal("tx", Pins("A20")),
Subsignal("rx", Pins("B20")),
IOStandard("LVCMOS15")
),
# Serial This one is multiplexed with the I2C bus
("serial", 1,
Subsignal("tx", Pins("W11")), Subsignal("tx", Pins("W11")),
Subsignal("rx", Pins("AB16")), Subsignal("rx", Pins("AB16")),
IOStandard("LVCMOS15") # FIXME: LVCMOS15 or LVCMOS33? IOStandard("LVCMOS15")
), ),
# DDR3 SDRAM # DDR3 SDRAM
@ -56,17 +64,21 @@ _io = [
"W15 W16 W14 V16 V19 V17 V18 Y17"), "W15 W16 W14 V16 V19 V17 V18 Y17"),
IOStandard("SSTL15_T_DCI")), IOStandard("SSTL15_T_DCI")),
Subsignal("dqs_p", Pins("AB1 W6 AF5 AA5 AE18 Y15 AD20 W18"), Subsignal("dqs_p", Pins("AB1 W6 AF5 AA5 AE18 Y15 AD20 W18"),
IOStandard("DIFF_SSTL15")), IOStandard("DIFF_SSTL15_T_DCI")),
Subsignal("dqs_n", Pins("AC1 W5 AF4 AB5 AF18 Y16 AE20 W19"), Subsignal("dqs_n", Pins("AC1 W5 AF4 AB5 AF18 Y16 AE20 W19"),
IOStandard("DIFF_SSTL15")), IOStandard("DIFF_SSTL15_T_DCI")),
Subsignal("clk_p", Pins("AB12"), IOStandard("DIFF_SSTL15")), Subsignal("clk_p", Pins("AB12"), IOStandard("DIFF_SSTL15")),
Subsignal("clk_n", Pins("AC12"), IOStandard("DIFF_SSTL15")), Subsignal("clk_n", Pins("AC12"), IOStandard("DIFF_SSTL15")),
Subsignal("cke", Pins("AA13"), IOStandard("SSTL15")), Subsignal("cke", Pins("AA13"), IOStandard("SSTL15")),
Subsignal("odt", Pins("AD13"), IOStandard("SSTL15")), Subsignal("odt", Pins("AD13"), IOStandard("SSTL15")),
Subsignal("reset_n", Pins("AB7"), IOStandard("LVCMOS15")), Subsignal("reset_n", Pins("AB7"), IOStandard("SSTL15"), Misc("SLEW=SLOW")),
Misc("SLEW=FAST"), Misc("SLEW=FAST"),
Misc("VCCAUX_IO=HIGH") Misc("VCCAUX_IO=HIGH"),
), ),
# Don't use, this is for documentation only.
# This pin sets DDR3 voltage. LOW = 1.3V, HI-Z = 1.5V, HIGH = illegal
("ddram_vsel", 0, Pins('AA3'), IOStandard("SSTL15"), Misc("SLEW=SLOW")),
] ]
# Platform ----------------------------------------------------------------------------------------- # Platform -----------------------------------------------------------------------------------------
@ -76,11 +88,29 @@ class Platform(XilinxPlatform):
default_clk_period = 1e9/200e6 default_clk_period = 1e9/200e6
def __init__(self, toolchain="vivado"): def __init__(self, toolchain="vivado"):
XilinxPlatform.__init__(self, " xc7k160tffg676-2", _io, toolchain=toolchain) XilinxPlatform.__init__(self, "xc7k160tffg676-2", _io, toolchain=toolchain)
self.add_platform_command("set_property CONFIG_VOLTAGE 1.8 [current_design]")
self.add_platform_command("set_property CFGBVS GND [current_design]")
# DDR3 is connected to banks 32, 33 and 34
self.add_platform_command("set_property INTERNAL_VREF 0.750 [get_iobanks 32]")
self.add_platform_command("set_property INTERNAL_VREF 0.750 [get_iobanks 33]")
self.add_platform_command("set_property INTERNAL_VREF 0.750 [get_iobanks 34]")
# The VRP/VRN resistors are connected to bank 34.
# Banks 32 and 33 have LEDs in the places, so we have to use the reference from bank 34
# Bank 33 has no _T_DCI signals connected
self.add_platform_command("set_property DCI_CASCADE {{32}} [get_iobanks 34]")
self.add_platform_command("set_property BITSTREAM.CONFIG.CONFIGRATE 22 [current_design]")
self.add_platform_command("set_property BITSTREAM.CONFIG.OVERTEMPPOWERDOWN ENABLE [current_design]")
# Important! Do not remove this constraint!
# This property ensures that all unused pins are set to high impedance.
# If the constraint is removed, all unused pins have to be set to HiZ in the top level file
# This causes DDR3 to use 1.5V by default
self.add_platform_command("set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]")
def create_programmer(self): def create_programmer(self):
return OpenOCD("openocd_xc7_ft232.cfg", "bscan_spi_xc7k160t.bit") return OpenOCD("openocd_xc7_ft232.cfg", "bscan_spi_xc7k160t.bit")
def do_finalize(self, fragment): def do_finalize(self, fragment):
XilinxPlatform.do_finalize(self, fragment) XilinxPlatform.do_finalize(self, fragment)
self.add_period_constraint(self.lookup_request("clk200", loose=True), 1e9/200e6) self.add_period_constraint(self.lookup_request("clk200", loose=True), 1e9/200e6)