Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

platforms/genesys2: add internal_vref to 0.750v on bank 34 (DDR3).

This commit is contained in:
Florent Kermarrec 2020-07-18 22:18:41 +02:00
parent 135c387155
commit 2ce24df76d
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
litex_boards/platforms/genesys2.py
View File

@ -145,6 +145,7 @@ class Platform(XilinxPlatform):
def __init__(self): def __init__(self):
XilinxPlatform.__init__(self, "xc7k325t-ffg900-2", _io, _connectors, toolchain="vivado") XilinxPlatform.__init__(self, "xc7k325t-ffg900-2", _io, _connectors, toolchain="vivado")
self.add_platform_command("set_property INTERNAL_VREF 0.750 [get_iobanks 34]")
def create_programmer(self): def create_programmer(self):
return OpenOCD("openocd_genesys2.cfg", "bscan_spi_xc7a325t.bit") return OpenOCD("openocd_genesys2.cfg", "bscan_spi_xc7a325t.bit")