Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

add pullups for kopflos ethernet

This commit is contained in:
inc 2023-02-22 08:00:58 +01:00
parent bd20b31a5c
commit 33cfe59614
2 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litex_boards/platforms/machdyne_kopflos.py
View File

@ -76,10 +76,10 @@ _io_vx = [
IOStandard("LVCMOS33") IOStandard("LVCMOS33")
), ),
("eth", 0, ("eth", 0,
Subsignal("rx_data", Pins("N1 P2")), Subsignal("rx_data", Pins("N1 P2"), Misc("PULLMODE=UP")),
Subsignal("tx_data", Pins("T2 R2")), Subsignal("tx_data", Pins("T2 R2")),
Subsignal("tx_en", Pins("P3")), Subsignal("tx_en", Pins("P3")),
Subsignal("crs_dv", Pins("M3")), Subsignal("crs_dv", Pins("M3"), Misc("PULLMODE=UP")),
Subsignal("rst_n", Pins("N4")), Subsignal("rst_n", Pins("N4")),
IOStandard("LVCMOS33") IOStandard("LVCMOS33")
), ),

1
litex_boards/targets/machdyne_kopflos.py
View File

@ -151,7 +151,6 @@ class BaseSoC(SoCCore):
clock_pads = platform.request("eth_clocks"), clock_pads = platform.request("eth_clocks"),
pads = platform.request("eth"), pads = platform.request("eth"),
with_hw_init_reset=True, with_hw_init_reset=True,
hw_init_mode_cfg=[1,1,1],
refclk_cd=None) refclk_cd=None)
self.add_ethernet(phy=self.ethphy) self.add_ethernet(phy=self.ethphy)