Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

mercury_xu5: set INTERNAL_VREF to 0.84. (similar to others Ultrascale boards with DDR4).

This commit is contained in:
Florent Kermarrec 2020-03-09 09:28:25 +01:00
parent f4ae21a7a2
commit 3f191c8561
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex_boards/platforms/mercury_xu5.py
View File

@ -143,4 +143,4 @@ class Platform(XilinxPlatform):
XilinxPlatform.do_finalize(self, fragment)
self.add_platform_command("set_property BITSTREAM.CONFIG.OVERTEMPSHUTDOWN ENABLE [current_design]")
self.add_platform_command("set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]")
self.add_platform_command("set_property INTERNAL_VREF 0.600 [get_iobanks 64]")
self.add_platform_command("set_property INTERNAL_VREF 0.84 [get_iobanks 64]")