Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

orangecrab: Run reset_timer with por/48MHz clock domain (sys clock domain is now directly reseted on usr_btn press).

This commit is contained in:
Florent Kermarrec 2021-01-04 09:41:47 +01:00
parent 1fb24d4c71
commit 5cc49bafbd
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
litex_boards/targets/orangecrab.py
View File

@ -66,7 +66,8 @@ class _CRG(Module):
usb_pll.create_clkout(self.cd_usb_12, 12e6) usb_pll.create_clkout(self.cd_usb_12, 12e6)
# FPGA Reset (press usr_btn for 1 second to fallback to bootloader) # FPGA Reset (press usr_btn for 1 second to fallback to bootloader)
reset_timer = WaitTimer(sys_clk_freq) reset_timer = WaitTimer(int(48e6))
reset_timer = ClockDomainsRenamer("por")(reset_timer)
self.submodules += reset_timer self.submodules += reset_timer
self.comb += reset_timer.wait.eq(~rst_n) self.comb += reset_timer.wait.eq(~rst_n)
self.comb += platform.request("rst_n").eq(~reset_timer.done) self.comb += platform.request("rst_n").eq(~reset_timer.done)
@ -83,7 +84,6 @@ class _CRGSDRAM(Module):
# # # # # #
self.stop = Signal() self.stop = Signal()
self.reset = Signal() self.reset = Signal()
@ -136,7 +136,8 @@ class _CRGSDRAM(Module):
usb_pll.create_clkout(self.cd_usb_12, 12e6) usb_pll.create_clkout(self.cd_usb_12, 12e6)
# FPGA Reset (press usr_btn for 1 second to fallback to bootloader) # FPGA Reset (press usr_btn for 1 second to fallback to bootloader)
reset_timer = WaitTimer(sys_clk_freq) reset_timer = WaitTimer(int(48e6))
reset_timer = ClockDomainsRenamer("por")(reset_timer)
self.submodules += reset_timer self.submodules += reset_timer
self.comb += reset_timer.wait.eq(~rst_n) self.comb += reset_timer.wait.eq(~rst_n)
self.comb += platform.request("rst_n").eq(~reset_timer.done) self.comb += platform.request("rst_n").eq(~reset_timer.done)