Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

digilent_arty_a7: Switch to VivadoProgrammer.

This commit is contained in:
Florent Kermarrec 2022-03-01 10:48:22 +01:00
parent e16e5e0591
commit 673676e3cb
2 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
litex_boards/platforms/digilent_arty_z7.py
View File

@ -2,8 +2,7 @@
# License: BSD # License: BSD
from litex.build.generic_platform import Pins, IOStandard, Subsignal from litex.build.generic_platform import Pins, IOStandard, Subsignal
from litex.build.xilinx import XilinxPlatform from litex.build.xilinx import XilinxPlatform, VivadoProgrammer
from litex.build.openfpgaloader import OpenFPGALoader
# IOs ---------------------------------------------------------------------------------------------- # IOs ----------------------------------------------------------------------------------------------
@ -237,7 +236,7 @@ class Platform(XilinxPlatform):
XilinxPlatform.__init__(self, device, _io, _connectors, toolchain=toolchain) XilinxPlatform.__init__(self, device, _io, _connectors, toolchain=toolchain)
def create_programmer(self): def create_programmer(self):
return OpenFPGALoader(self.board) return VivadoProgrammer()
def do_finalize(self, fragment): def do_finalize(self, fragment):
XilinxPlatform.do_finalize(self, fragment) XilinxPlatform.do_finalize(self, fragment)

2
litex_boards/targets/digilent_arty_z7.py
View File

@ -127,7 +127,7 @@ def main():
if args.load: if args.load:
prog = soc.platform.create_programmer() prog = soc.platform.create_programmer()
prog.load_bitstream(os.path.join(builder.gateware_dir, soc.build_name + ".bit")) prog.load_bitstream(os.path.join(builder.gateware_dir, soc.build_name + ".bit"), device=1)
if __name__ == "__main__": if __name__ == "__main__":
main() main()