Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

trenz_tec0117: Avoid forcing CPU type (only force to lite variant when VexRiscv is selected=default).

This commit is contained in:
Florent Kermarrec 2021-07-13 19:39:27 +02:00
parent 8c1e6c6a02
commit 6e31d12fa9
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litex_boards/targets/trenz_tec0117.py
View File

@ -59,8 +59,8 @@ class BaseSoC(SoCCore):
# Use custom default configuration to fit in LittleBee. # Use custom default configuration to fit in LittleBee.
kwargs["integrated_sram_size"] = 0x1000 kwargs["integrated_sram_size"] = 0x1000
kwargs["integrated_rom_size"] = 0x6000 kwargs["integrated_rom_size"] = 0x6000
kwargs["cpu_type"] = "vexriscv" if kwargs.get("cpu_type", "vexriscv") == "vexriscv":
kwargs["cpu_variant"] = "lite" kwargs["cpu_variant"] = "lite"
# Set CPU variant / reset address # Set CPU variant / reset address
kwargs["cpu_reset_address"] = self.mem_map["spiflash"] + bios_flash_offset kwargs["cpu_reset_address"] = self.mem_map["spiflash"] + bios_flash_offset