Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

targets/xilinx_zc706: temporary disabled ddr3

This commit is contained in:
Gwenhael Goavec-Merou 2024-03-29 07:11:06 +01:00
parent 2505aeb9b4
commit 917ae33351
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
litex_boards/targets/xilinx_zc706.py
View File

@ -89,16 +89,16 @@ class BaseSoC(SoCCore):
SoCCore.__init__(self, platform, sys_clk_freq, ident="LiteX SoC on ZCU706", **kwargs) SoCCore.__init__(self, platform, sys_clk_freq, ident="LiteX SoC on ZCU706", **kwargs)
# DDR3 SDRAM ------------------------------------------------------------------------------- # DDR3 SDRAM -------------------------------------------------------------------------------
if not self.integrated_main_ram_size: #if not self.integrated_main_ram_size:
self.ddrphy = s7ddrphy.K7DDRPHY(platform.request("ddram"), # self.ddrphy = s7ddrphy.K7DDRPHY(platform.request("ddram"),
memtype = "DDR3", # memtype = "DDR3",
nphases = 4, # nphases = 4,
sys_clk_freq = sys_clk_freq) # sys_clk_freq = sys_clk_freq)
self.add_sdram("sdram", # self.add_sdram("sdram",
phy = self.ddrphy, # phy = self.ddrphy,
module = MT8JTF12864(sys_clk_freq, "1:4"), # module = MT8JTF12864(sys_clk_freq, "1:4"),
l2_cache_size = kwargs.get("l2_size", 8192) # l2_cache_size = kwargs.get("l2_size", 8192)
) # )
# Ethernet / Etherbone --------------------------------------------------------------------- # Ethernet / Etherbone ---------------------------------------------------------------------
if with_ethernet or with_etherbone: if with_ethernet or with_etherbone: