targets/icebreaker: simplify leds.
This commit is contained in:
parent
682316214c
commit
992f7066fa
|
@ -157,10 +157,9 @@ class BaseSoC(SoCCore):
|
||||||
if hasattr(self, "cpu") and self.cpu.name == "vexriscv":
|
if hasattr(self, "cpu") and self.cpu.name == "vexriscv":
|
||||||
self.register_mem("vexriscv_debug", 0xf00f0000, self.cpu.debug_bus, 0x100)
|
self.register_mem("vexriscv_debug", 0xf00f0000, self.cpu.debug_bus, 0x100)
|
||||||
|
|
||||||
ledsignals = Signal(2)
|
self.submodules.leds = GPIOOut(Cat(
|
||||||
self.submodules.leds = GPIOOut(ledsignals)
|
platform.request("user_ledr_n"),
|
||||||
self.comb += platform.request("user_ledr_n").eq(ledsignals[0])
|
platform.request("user_ledg_n")))
|
||||||
self.comb += platform.request("user_ledg_n").eq(ledsignals[1])
|
|
||||||
self.add_csr("leds")
|
self.add_csr("leds")
|
||||||
|
|
||||||
# self.add_memory_region("rom", 0x2001a000, 16 * 1024 * 1024 - 0x1a000, type="cached+linker")
|
# self.add_memory_region("rom", 0x2001a000, 16 * 1024 * 1024 - 0x1a000, type="cached+linker")
|
||||||
|
|
Loading…
Reference in New Issue